參數(shù)資料
型號(hào): XCS30XL-5TQ100I
廠商: Xilinx, Inc.
英文描述: Spartan and Spartan-XL Families Field Programmable Gate Arrays
中文描述: 斯巴達(dá)和Spartan - xL的家庭現(xiàn)場可編程門陣列
文件頁數(shù): 58/82頁
文件大?。?/td> 863K
代理商: XCS30XL-5TQ100I
Spartan and Spartan-XL Families Field Programmable Gate Arrays
DS060 (v1.6) September 19, 2001
Product Specification
1-800-255-7778
R
Spartan-XL IOB Output Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
These path delays, provided as a guideline, have been
extracted from the static timing analyzer report. All timing
parameters assume worst-case operating conditions (sup-
ply
voltage
and
junction
temperature).
Values
are
expressed in nanoseconds unless otherwise noted.
Symbol
Description
Device
Speed Grade
Units
-5
-4
Min
Max
Min
Max
Propagation Delays
TOKPOF
Clock (OK) to Pad, fast
All devices
-
3.2
-
3.7
ns
TOPF
Output (O) to Pad, fast
All devices
-
2.5
-
2.9
ns
TTSHZ
3-state to Pad High-Z (slew-rate independent)
All devices
-
2.8
-
3.3
ns
TTSONF
3-state to Pad active and valid, fast
All devices
-
2.6
-
3.0
ns
TOFPF
Output (O) to Pad via Output Mux, fast
All devices
-
3.7
-
4.4
ns
TOKFPF
Select (OK) to Pad via Output Mux, fast
All devices
-
3.3
-
3.9
ns
TSLOW
For Output SLOW option add
All devices
-
1.5
-
1.7
ns
Setup and Hold Times
TOOK
Output (O) to clock (OK) setup time
All devices
0.5
-
0.5
-
ns
TOKO
Output (O) to clock (OK) hold time
All devices
0.0
-
0.0
-
ns
TECOK
Clock Enable (EC) to clock (OK) setup time
All devices
0.0
-
0.0
-
ns
TOKEC
Clock Enable (EC) to clock (OK) hold time
All devices
0.1
-
0.2
-
ns
Global Set/Reset
TMRW
Minimum GSR pulse width
All devices
10.5
-
11.5
-
ns
TRPO
Delay from GSR input to any Pad
XCS05XL
-
11.9
-
14.0
ns
XCS10XL
-
12.4
-
14.5
ns
XCS20XL
-
12.9
-
15.0
ns
XCS30XL
-
13.9
-
16.0
ns
XCS40XL
-
14.9
-
17.0
ns
Notes:
1.
Output timing is measured at ~50% VCC threshold, with 50 pF external capacitive loads including test fixture. Slew-rate limited output
rise/fall times are approximately two times longer than fast output rise/fall times.
2.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
相關(guān)PDF資料
PDF描述
XCS30XL-5TQ144I Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40-3TQ208C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40XL-5PQ100I Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40XL-5PQ144C Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS40XL-5PQ144I Spartan and Spartan-XL Families Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30XL-5TQ144C 功能描述:IC FPGA 3.3V C-TEMP HP 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-XL 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA(31x31) 其它名稱:122-1789
XCS30XL-5TQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL FPGA
XCS30XL-5TQ208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5TQ208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30XL-5TQ240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays