- 您現在的位置：買賣IC網 > PDF目錄372927 > XQ4005E-4CB164M Field Programmable Gate Array (FPGA) PDF資料下載
參數資料
| 型號： | XQ4005E-4CB164M |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現場可編程門陣列（FPGA） |
| 文件頁數： | 23/36頁 |
| 文件大?。?/td> | 304K |
| 代理商： | XQ4005E-4CB164M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
Product Specification
1-800-255-7778XQ4028EX CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all XQ4000EX devices unless otherwise noted.
Symbol
Write Operation
T
WCS
T
WCTS
T
WPS
T
WPTS
T
ASS
T
ASTS
T
AHS
T
AHTS
T
DSS
T
DSTS
T
DHS
T
DHTS
T
WSS
T
WSTS
T
WHS
T
WHTS
T
WOS
T
WOTS
Notes:
1.
Applicable Read timing specifications are identical to Level-Sensitive Read timing.
Single Port RAM
Size
-4
Units
Min
Max
Address write cycle time (clock K period)
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
16x2
32x1
11.0
11.0
5.5
5.5
2.7
2.6
0
0
2.4
2.9
0
0
2.3
2.1
0
0
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Clock K pulse width (active edge)
Address setup time before clock K
Address hold time after clock K
DIN setup time before clock K
DIN hold time after clock K
WE setup time before clock K
WE hold time after clock K
Data valid after clock K
8.2
10.1
Dual-Port RAM Synchronous (Edge-Triggered) Write Operation Characteristics
Symbol
Write Operation
T
WCDS
T
WPDS
T
ASDS
T
AHDS
T
DSDS
T
DHDS
T
WSDS
T
WHDS
T
WODS
Notes:
1.
Timing for the 16x1 RAM option is identical to 16x2 RAM timing.
2.
Applicable Read timing specifications are identical to Level-Sensitive Read timing.
Dual Port RAM
Size
(1)
-4
Units
Min
Max
Address write cycle time (clock K period)
Clock K pulse width (active edge)
Address setup time before clock K
Address hold time after clock K
DIN setup time before clock K
DIN hold time after clock K
WE setup time before clock K
WE hold time after clock K
Data valid after clock K
16x1
16x1
16x1
16x1
16x1
16x1
16x1
16x1
16x1
11.0
5.5
3.1
0
2.9
0
2.1
0
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
-
-
-
-
-
-
-
9.4
相關PDF資料 |
PDF描述 |
|---|---|
| XQ4005E-4HQ191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4005E-4PG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4005E-4PG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3BG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XQ4005E-4CB191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4005E-4CB191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4005E-4CB196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4005E-4CB196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4005E-4HQ191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。