- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372927 > XQ4010E-3PG191M (Xilinx, Inc.) QPRO XQ4000E/EX QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ4010E-3PG191M |
| 廠商： | Xilinx, Inc. |
| 元件分類： | FPGA |
| 英文描述： | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| 中文描述： | QPRO XQ4000E/EX QML第高可靠性的FPGA |
| 文件頁數(shù)： | 20/36頁 |
| 文件大?。?/td> | 304K |
| 代理商： | XQ4010E-3PG191M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
R
XQ4028EX Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values where one global clock input
drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by
the global clock net.
When fewer vertical clock lines are connected, the clock dis-
tribution is faster; when multiple clock lines per column are
driven from the same global clock, the delay is longer. For
more specific, more precise, and worst-case guaranteed
data, reflecting the actual routing structure, use the values
provided by the static timing analyzer (TRCE in the Xilinx
Development System) and back-annotated to the simulation
netlist. These path delays, provided as a guideline, have
been extracted from the static timing analyzer report. All
timing parameters assume worst-case operating conditions
(supply voltage and junction temperature)
Global Buffer Switching Characteristics.
XQ4028EX Horizontal Longline Switching Characteristic Guidelines
Symbol
Description
-4
Units
Max
T
GLS
T
GE
From pad through Global Low Skew buffer, to any clock K
9.2
ns
From pad through Global Early buffer, to any clock K in same quadrant
5.7
ns
Symbol
Description
-4
Units
Max
TBUF Driving a Horizontal Longline
T
IO1
I going High or Low to horizontal longline going High or Low, while T is Low. Buffer is
constantly active.
13.7
ns
T
ON
T going Low to horizontal longline going from resistive pull-up or floating High to active Low.
TBUF configured as open-drain or active buffer with I = Low.
14.7
ns
TBUF Driving Half a Horizontal Longline
T
HIO1
I going High or Low to half of a horizontal longline going High or Low, while T is Low. Buffer
is constantly active.
6.3
ns
T
HON
T going Low to half of a horizontal longline going from resistive pull-up or floating High to
active Low. TBUF configured as open-drain or active buffer with I = Low.
7.2
ns
Notes:
1.
These values include a minimum load of one output, spaced as far as possible from the activated pull-up(s). Use the static timing
analyzer to determine the delay for each destination.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4010E-3PG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4CB191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4CB191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4010E-3PG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3PG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-3PG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-4BG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。