- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372927 > XQ4010E-3PG191M (Xilinx, Inc.) QPRO XQ4000E/EX QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ4010E-3PG191M |
| 廠商： | Xilinx, Inc. |
| 元件分類(lèi)： | FPGA |
| 英文描述： | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| 中文描述： | QPRO XQ4000E/EX QML第高可靠性的FPGA |
| 文件頁(yè)數(shù)： | 28/36頁(yè) |
| 文件大?。?/td> | 304K |
| 代理商： | XQ4010E-3PG191M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)當(dāng)前第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
R
XQ4028EX Pin-to-Pin Input Parameter Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Pin-to-pin timing parameters are
derived from measuring external and internal test patterns
and are guaranteed over worst-case operating conditions
(supply voltage and junction temperature). Listed below are
representative values for typical pin locations and normal
clock loading. For more specific, more precise, and
worst-case guaranteed data, reflecting the actual routing
structure, use the values provided by the static timing ana-
lyzer (TRCE in the Xilinx Development System) and
back-annotated to the simulation netlist. These path delays,
provided as a guideline, have been extracted from the static
timing analyzer report. Values apply to all XQ4000EX
devices unless otherwise noted
XQ4028EX Global Low Skew Clock, Setup and Hold
XQ4028EX Global Early Clock, Setup and Hold for IFF
XQ4028EX Global Early Clock, Setup and Hold for FCL
XQ4028EX Input Threshold Adjustments
The following table must be used to adjust input parameters and input switching characteristics.
Symbol
Description
-4
Units
Min
T
PSD
T
PHD
Input setup time, using Global Low Skew clock and IFF (full delay)
8.0
ns
Input hold time, using Global Low Skew clock and IFF (full delay)
0
ns
Notes:
1.
IFF = Flip-Flop or Latch
Symbol
Description
-4
Units
Min
(2)
T
PSEP
T
PHEP
Input setup time, using Global Early clock and IFF (full delay)
6.5
ns
Input hold time, using Global Early clock and IFF (full delay)
0
ns
Notes:
1.
2.
IFF = Flip-Flop or Latch
Setup parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.6
ns for BUFGE #s 1, 2, 5 and 6.
Symbol
Description
-4
Units
Min
(2)
T
PFSEP
T
PFHEP
Input setup time, using Global Early clock and FCL (partial delay)
3.4
ns
Input hold time, using Global Early clock and FCL (partial delay)
0
ns
Notes:
1.
2.
3.
FCL = Fast Capture Latch
For CMOS input levels, see the
XQ4028EX Input Threshold Adjustments
.
Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time under
given design conditions.
Hold time is measured using the farthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer
to determine the setup and hold times under given design conditions.
Setup parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.2
ns for BUFGE #s 1, 2, 5 and 6.
4.
5.
Symbol
Description
-4
Units
Max
T
TTLI
T
CMOSI
For TTL input add
0
ns
For CMOS input add
0.3
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4010E-3PG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4CB191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4CB191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4010E-3PG191N | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-3PG196M | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-3PG196N | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-4BG191M | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191N | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。