- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372927 > XQ4010E-3PG191N (Xilinx, Inc.) QPRO XQ4000E/EX QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ4010E-3PG191N |
| 廠商： | Xilinx, Inc. |
| 元件分類： | FPGA |
| 英文描述： | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| 中文描述： | QPRO XQ4000E/EX QML第高可靠性的FPGA |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 304K |
| 代理商： | XQ4010E-3PG191N |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
Product Specification
1-800-255-7778XQ4000E Horizontal Longline Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer
(TRCE in the Xilinx Develop-
ment System)
and back-annotated to the simulation netlist.
These path delays, provided as a guideline, have been
extracted from the static timing analyzer report. All timing
parameters assume worst-case operating conditions (sup-
ply voltage and junction temperature). Values apply to all
XQ4000E devices unless otherwise noted.
The following guidelines reflect worst-case values over the
recommended operating conditions.
Symbol
Description
Device
-3
-4
Units
Max
Max
TBUF Driving a Horizontal Longline (LL):
T
IO1
I going High or Low to LL going High or Low, while T is Low.
Buffer is constantly active.
(1)
XQ4005E
-
5.0
ns
XQ4010E
6.4
8.0
ns
XQ4013E
7.2
9.0
ns
XQ4025E
-
11.0
ns
T
IO2
I going Low to LL going from resistive pull-up High to active Low.
TBUF configured as open-drain.
(1)
XQ4005E
-
6.0
ns
XQ4010E
6.9
10.5
ns
XQ4013E
7.7
11.0
ns
XQ4025E
-
12.0
ns
T
ON
T going Low to LL going from resistive pull-up or floating High to
active Low. TBUF configured as open-drain or active buffer with
I = Low.
(1)
XQ4005E
-
7.0
ns
XQ4010E
7.3
8.5
ns
XQ4013E
7.5
8.7
ns
XQ4025E
-
11.0
ns
T
OFF
T going High to TBUF going inactive, not driving LL.
XQ4005E
-
1.8
ns
XQ4010E
1.5
1.8
ns
XQ4013E
1.5
1.8
ns
XQ4025E
-
1.8
ns
T
PUS
T going High to LL going from Low to High, pulled up by a single
resistor.
(1)
XQ4005E
-
23.0
ns
XQ4010E
22.0
29.0
ns
XQ4013E
26.0
32.0
ns
XQ4025E
-
42.0
ns
T
PUF
T going High to LL going from Low to High, pulled up by two
resistors.
(1)
XQ4005E
-
10.0
ns
XQ4010E
11.0
13.5
ns
XQ4013E
13.0
15.0
ns
XQ4025E
-
18.0
ns
Notes:
1.
These values include a minimum load. Use the static timing analyzer to determine the delay for each destination.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4010E-4BG191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4CB191M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4CB191N | QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4CB196M | QPRO XQ4000E/EX QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4010E-3PG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-3PG196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4010E-4BG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QPRO XQ4000E/EX QML High-Reliability FPGAs |
| XQ4010E-4BG196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。