- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372930 > XQ4036XL-3PG411M Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ4036XL-3PG411M |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場(chǎng)可編程門陣列（FPGA） |
| 文件頁(yè)數(shù)： | 16/22頁(yè) |
| 文件大?。?/td> | 219K |
| 代理商： | XQ4036XL-3PG411M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
R
XQ4000XL IOB Input Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
These path delays, provided as a guideline, have been
extracted from the static timing analyzer report. All timing
parameters assume worst-case operating conditions (sup-
ply voltage and junction temperature)
.
Symbol
Description
Device
-3
-1
Units
Min
Max
Min
Max
Clocks
T
ECIK
T
OKIK
Clock enable (EC) to clock (IK)
All devices
0.1
-
0.1
-
ns
Delay from FCL enable (OK) active edge to IFF
clock (IK) active edge
All devices
2.2
-
1.6
-
ns
Setup Times
T
PICK
T
PICKF
Pad to clock (IK), no delay
All devices
1.7
-
1.3
-
ns
Pad to clock (IK), via transparent fast capture latch,
no delay
All devices
2.3
-
1.8
-
ns
T
POCK
Hold Times
Pad to fast capture latch enable (OK), no delay
All devices
1.2
-
0.9
-
ns
All Hold Times
All devices
0
-
0
-
ns
Global Set/Reset
T
MRW
T
RRI
Minimum GSR pulse width
Delay from GSR input to any Q
(2)
All devices
-
19.8
-
15.0
ns
XQ4013XL
-
15.9
-
-
ns
XQ4036XL
-
22.5
-
-
ns
XQ4062XL
-
29.1
-
-
ns
XQ4085XL
-
-
-
26.0
ns
Propagation Delays
T
PID
T
PLI
T
PFLI
Pad to I1, I2
All devices
-
1.6
-
1.7
ns
Pad to I1, I2 via transparent input latch, no delay
All devices
-
3.1
-
2.4
ns
Pad to I1, I2 via transparent FCL and input latch, no
delay
All devices
-
3.7
-
2.8
ns
T
IKRI
T
IKLI
T
OKLI
Clock (IK) to I1, I2 (flip-flop)
All devices
-
1.7
-
1.3
ns
Clock (IK) to I1, I2 (latch enable, active Low)
All devices
-
1.8
-
1.4
ns
FCL enable (OK) active edge to I1, I2
(via transparent standard input latch)
All devices
-
3.6
-
2.7
ns
Notes:
1.
2.
IFF = Input Flip-Flop or Latch, FCL = Fast Capture Latch
Indicates Minimum Amount of Time to Assure Valid Data.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQR1701LSERIES | QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR) |
| XQ1701L-CC44B | Configuration EPROM |
| XQ1701L-CC44M | Configuration EPROM |
| XQ1701LSERIES | QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR) |
| XQ1701L-SO20N | Configuration EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4036XL-3PG432M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4036XL-3PG432N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4036XL-3PG475M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4036XL-3PG475N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4036XL-3PQ228M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。