- 您現在的位置：買賣IC網 > PDF目錄376453 > XR16C850CM (EXAR CORP) UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control PDF資料下載
參數資料
| 型號： | XR16C850CM |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| 中文描述： | 1 CHANNEL(S), 2.25M bps, SERIAL COMM CONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 1 MM HEIGHT, TQFP-48 |
| 文件頁數： | 33/55頁 |
| 文件大小： | 331K |
| 代理商： | XR16C850CM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
XR16C850
33
Rev. 1.20
Logic 1 = At least one parity error, framing error or break
indication is in the current FIFO data. This bit is cleared
when LSR register is read.
Modem Status Register (MSR)
This register provides the current state of the control
interface signals from the modem, or other peripheral
device that the 850 is connected to. Four bits of this
register are used to indicate the changed information.
These bits are set to a logic 1 whenever a control input
from the modem changes state. These bits are set to a
logic 0 whenever the CPU reads this register.
MSR BIT-0:
Logic 0 = No -CTS Change (normal default condition)
Logic 1 = The -CTS input to the 850 has changed state
since the last time it was read. A modem Status
Interrupt will be generated.
MSR BIT-1:
Logic 0 = No -DSR Change (normal default condition)
Logic 1 = The -DSR input to the 850 has changed state
since the last time it was read. A modem Status
Interrupt will be generated.
MSR BIT-2:
Logic 0 = No -RI Change (normal default condition)
Logic 1 = The -RI input to the 850 has changed from a
logic 0 to a logic 1. A modem Status Interrupt will be
generated.
MSR BIT-3:
Logic 0 = No -CD Change (normal default condition)
Logic 1 = Indicates that the -CD input to the 850 has
changed state since the last time it was read. A modem
Status Interrupt will be generated.
MSR BIT-4:
-CTS functions as hardware flow control signal input if it
is enabled via EFR bit-7. The transmit holding register
flow control is enabled/disabled by MSR bit-4. Flow
control (when enabled) allows the starting and stopping
the transmissions based on the external modem -CTS
signal. A logic 1 at the -CTS pin will stop 850 transmis-
sions as soon as current character has finished trans-
mission.
Normally MSR bit-4 bit is the compliment of the -CTS
input. However in the loop-back mode, this bit is
equivalent to the RTS bit in the MCR register.
MSR BIT-5:
DSR (active high, logical 1). Normally this bit is the
compliment of the -DSR input. In the loop-back mode,
this bit is equivalent to the DTR bit in the MCR register.
MSR BIT-6:
RI (active high, logical 1). Normally this bit is the
compliment of the -RI input. In the loop-back mode this
bit is equivalent to the OP1 bit in the MCR register.
MSR BIT-7:
CD (active high, logical 1). Normally this bit is the
compliment of the -CD input. In the loop-back mode this
bit is equivalent to the OP2 bit in the MCR register.
Scratchpad Register (SPR)
The XR16C850 provides a temporary data register to
store 8 bits of user information.
Enhanced Feature Register (EFR)
Enhanced features are enabled or disabled using this
register.
Bits-0 through 4 provide single or dual character soft-
ware flow control selection. When the Xon1 and Xon2
and/or Xoff1 and Xoff2 modes are selected (see table 7),
the double 8-bit words are concatenated into two se-
quential characters.
EFR BIT 0-3: (logic 0 or cleared s he default condition)
Combinations of software flow control can be selected
by programming these bits.
相關PDF資料 |
PDF描述 |
|---|---|
| XR16C850CP | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850CQ | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850 | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C854 | QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO |
| XR16C854CJ | QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XR16C850CM-0A-EVB | 功能描述:UART 接口集成電路 Supports C850 48 ld TQFP, ISA Interface RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C850CM-F | 功能描述:UART 接口集成電路 UARTW/128BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C850CMTR-F | 功能描述:UART 接口集成電路 UART w/128 Bytes FIFO & IrDA RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C850CP | 制造商:EXAR 制造商全稱:EXAR 功能描述:UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850CQ | 制造商:EXAR 制造商全稱:EXAR 功能描述:UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
發(fā)布緊急采購，3分鐘左右您將得到回復。