- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376453 > XR16C850CM (EXAR CORP) UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control PDF資料下載
參數(shù)資料
| 型號： | XR16C850CM |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| 中文描述： | 1 CHANNEL(S), 2.25M bps, SERIAL COMM CONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 1 MM HEIGHT, TQFP-48 |
| 文件頁數(shù)： | 34/55頁 |
| 文件大小： | 331K |
| 代理商： | XR16C850CM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
XR16C850
34
Rev. 1.20
EFR BIT-4:
Enhanced function control bit. The content of the IER
bits 4-7, ISR bits 4-5, FCR bits 4-5, and MCR bits 5-7
are enabled when this bit is set to logic 1. After
modifying these bits EFR bit-4 can be set to a logic 0 to
latch the new values. This feature prevents existing
software from altering or overwriting the 850 enhanced
functions.
Logic 0 = disable/latch enhanced features. IER bits 4-
7, ISR bits 4-5, FCR bits 4-5, and MCR bits 5-7 are saved
to retain the user settings, then IER bits 4-7, ISR bits 4-
5, FCR bits 4-5, and MCR bits 5-7 are initialized to the
default values shown in the Internal Register Table. After
a reset, the IER bits 4-7, ISR bits 4-5, FCR bits 4-5, and
MCR bits 5-7 are set to a logic 0 to be compatible with
ST16C550 mode. (normal default condition).
Logic 1 = Enables the enhanced functions. When this
bit is set to a logic 1 all enhanced features of the 850 are
enabled and user settings stored during a reset will be
restored.
EFR BIT-5:
Logic 0 = Special Character Detect Disabled (normal
default condition)
Logic 1 = Special Character Detect Enabled. The 850
compares each incoming receive character with Xoff-2
data. If a match exists, the received data will be
transferred to FIFO and ISR bit-4 will be set to indicate
detection of special character. Bit-0 in the X-registers
corresponds with the LSB bit for the receive character.
When this feature is enabled, the normal software flow
control must be disabled (EFR bits 0-3 must be set to
a logic 0).
EFR BIT-6:
Automatic RTS is used for hardware flow control by
enabling EFR bit-6. The user must assert –RTS to
initiate this function. When AUTO RTS is selected, an
interrupt will be generated when the receive FIFO is filled
to the programmed Rx trigger level and -RTS will go to
a logic 1 when it reaches the upper limit of the hysterisis
level. -RTS will return to a logic 0 when data is unloaded
to the lower limit of the hysterisis. The state of this
register bit changes with the status of the hardware flow
control. -RTS functions normally when hardware flow
control is disabled.
0 = Automatic RTS flow control is disabled. (normal
default condition)
1 = Enable Automatic RTS flow control.
Cont-3
Cont-2
Cont-1
Cont-0
TX, RX software flow controls
0
1
0
1
X
X
X
1
0
0
1
1
X
X
X
0
X
X
X
X
0
1
0
1
X
X
X
X
0
0
1
1
No transmit flow control
Transmit Xon1/Xoff1
Transmit Xon2/Xoff2
Transmit Xon1 and Xon2/Xoff1 and Xoff2
No receive flow control
Receiver compares Xon1/Xoff1
Receiver compares Xon2/Xoff2
Transmit Xon1/ Xoff1.
Receiver compares Xon1 and Xon2,
Xoff1 and Xoff2
Transmit Xon2/Xoff2
Receiver compares Xon1 and Xon2/Xoff1 and Xoff2
Transmit Xon1 and Xon2/Xoff1 and Xoff2
Receiver compares Xon1 and Xon2/Xoff1 and Xoff2
No transmit flow control
Receiver compares Xon1 and Xon2/Xoff1 and Xoff2
0
1
1
1
1
1
1
1
0
0
1
1
Table 7. SOFTWARE FLOW CONTROL FUNCTIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16C850CP | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850CQ | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850 | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C854 | QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO |
| XR16C854CJ | QUAD UART WITH RX/TX FIFO COUNTERS,128-BYTE FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16C850CM-0A-EVB | 功能描述:UART 接口集成電路 Supports C850 48 ld TQFP, ISA Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C850CM-F | 功能描述:UART 接口集成電路 UARTW/128BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C850CMTR-F | 功能描述:UART 接口集成電路 UART w/128 Bytes FIFO & IrDA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C850CP | 制造商:EXAR 制造商全稱:EXAR 功能描述:UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850CQ | 制造商:EXAR 制造商全稱:EXAR 功能描述:UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。