- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376454 > XR16L2751CM (EXAR CORP) 2.25V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE PDF資料下載
參數(shù)資料
| 型號(hào)： | XR16L2751CM |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2.25V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE |
| 中文描述： | 2 CHANNEL(S), 6.25M bps, SERIAL COMM CONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 1 MM HEIGHT, TQFP-48 |
| 文件頁數(shù)： | 3/52頁 |
| 文件大小： | 618K |
| 代理商： | XR16L2751CM |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
XR16L2751
2.25V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE
REV. 1.0.0
á
3
PIN DESCRIPTIONS
Pin Description
N
AME
48-TQFP
P
IN
#
T
YPE
D
ESCRIPTION
DATA BUS INTERFACE
A2:A0
26,27,28
I
Address data lines [2:0]. These 3 address lines select one of the internal registers in
UART channel A/B during a data bus transaction.
D7:D0
3, 2, 1, 48, 47,
46, 45, 44
19
I/O
Data bus lines [7:0] (bidirectional).
IOR#
(VCC)
I
When 16/68# pin is at logic 1, the Intel bus interface is selected and this input
becomes read strobe (active low). The falling edge instigates an internal read cycle
and retrieves the data byte from an internal register pointed by the address lines
[A2:A0], puts the data byte on the data bus to allow the host processor to read it on
the rising edge.
When 16/68# pin is at logic 0, the Motorola bus interface is selected and this input is
not used and should be connected to VCC.
IOW#
(R/W#)
15
I
When 16/68# pin is at logic 1, it selects Intel bus interface and this input becomes
write strobe (active low). The falling edge instigates the internal write cycle and the
rising edge transfers the data byte on the data bus to an internal register pointed by
the address lines.
When 16/68# pin is at logic 0, the Motorola bus interface is selected and this input
becomes read (logic 1) and write (logic 0) signal.
CSA#
(CS#)
10
I
When 16/68# pin is at logic 1, this input is chip select A (active low) to enable channel
A in the device.
When 16/68# pin is at logic 0, this input becomes the chip select (active low) for the
Motorola bus interface.
CSB#
(A3)
11
I
When 16/68# pin is at logic 1, this input is chip select B (active low) to enable channel
B in the device.
When 16/68# pin is at logic 0, this input becomes address line A3 which is used for
channel selection in the Motorola bus interface. Input logic 0 selects channel A and
logic 1 selects channel B.
INTA
(IRQ#)
30
O
When 16/68# pin is at logic 1 for Intel bus interface, this output becomes channel A
interrupt output. The output state is defined by the user through the software setting
of MCR[3]. INTA is set to the active mode and OP2A# output to a logic 0 when
MCR[3] is set to a logic 1. INTA is set to the three state mode and OP2A# to a logic 1
when MCR[3] is set to a logic 0. See MCR[3].
When 16/68# pin is at logic 0 for Motorola bus interface, this output becomes device
interrupt output (active low, open drain). An external pull-up resistor is required for
proper operation.
INTB
29
O
When 16/68# pin is at logic 1 for Intel bus interface, this output becomes channel B
interrupt output. The output state is defined by the user and through the software set-
ting of MCR[3]. INTB is set to the active mode and OP2B# output to a logic 0 when
MCR[3] is set to a logic 1. INTB is set to the three state mode and OP2B# to a logic 1
when MCR[3] is set to a logic 0. See MCR[3].
When 16/68# pin is at logic 0 for Motorola bus interface, this output is not used and
will stay at logic zero level. Leave this output unconnected.
TXRDYA#
43
O
UART channel A Transmitter Ready (active low). The output provides the TX FIFO/
THR status for transmit channel A.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16L2751IM | 2.25V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE |
| XR16L2752 | 2.25V TO 5.5V DUART WITH 64-BYTE FIFO |
| XR16L2752CJ | 2.25V TO 5.5V DUART WITH 64-BYTE FIFO |
| XR16L2752IJ | 2.25V TO 5.5V DUART WITH 64-BYTE FIFO |
| XR16L580 | SMALLEST 2.25V TO 5.5V UART WITH 16-BYTE FIFO AND POWERSAVE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16L2751CM-0A-EB | 功能描述:UART 接口集成電路 Supports L2751 48 ld TQFP, ISA Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16L2751CM-0B-EB | 功能描述:UART 接口集成電路 Supports L2751 48 ld TQFP, PCI Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16L2751CM-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16L2751CMTR-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16L2751IM | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.25V TO 5.5V DUART WITH 64-BYTE FIFO AND POWERSAVE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。