- 您現(xiàn)在的位置：買賣IC網 > PDF目錄16556 > XR16M581IL32-0C-EB (Exar Corporation)EVAL BOARD FOR XR16M581-C 32QFN PDF資料下載
參數資料
| 型號： | XR16M581IL32-0C-EB |
| 廠商： | Exar Corporation |
| 文件頁數： | 25/51頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR XR16M581-C 32QFN |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
XR16M581
31
REV. 1.0.1
1.62V TO 3.63V UART WITH 16-BYTE FIFO AND VLIO INTERFACE
LCR[4]: TX and RX Parity Select
If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.
Logic 0 = ODD Parity is generated by forcing an odd number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format (default).
Logic 1 = EVEN Parity is generated by forcing an even number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format.
LCR[5]: TX and RX Parity Select
If the parity bit is enabled, LCR BIT-5 selects the forced parity format.
LCR BIT-5 = logic 0, parity is not forced (default).
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit is forced to a logical 1 for the transmit and receive
data.
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit is forced to a logical 0 for the transmit and receive
data.
TABLE 10: PARITY SELECTION
LCR BIT-5 LCR BIT-4 LCR BIT-3
PARITY SELECTION
X
0
No parity
0
1
Odd parity
0
1
Even parity
1
0
1
Force parity to mark, HIGH
1
Forced parity to space, LOW
LCR[6]: Transmit Break Enable
When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a
“space’, logic 0, state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.
Logic 0 = No TX break condition. (default)
Logic 1 = Forces the transmitter output (TX) to a “space”, logic 0, for alerting the remote receiver of a line
break condition.
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL/DLM/DLD) enable.
Logic 0 = Data registers are selected. (default)
Logic 1 = Divisor latch registers are selected.
相關PDF資料 |
PDF描述 |
|---|---|
| ILC0603ERR10K | INDUCTOR CER 100NH 0603 |
| V48C8C100BF2 | CONVERTER MOD DC/DC 8V 100W |
| GSC10DRXI-S734 | CONN EDGECARD 20POS DIP .100 SLD |
| XR16M580IB25-0C-EB | EVAL BOARD FOR XR16M580-C 25BGA |
| H3AKH-1636G | IDC CABLE - HSC16H/AE16G/HPK16H |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XR16M581IL32-F | 功能描述:UART 接口集成電路 1.62-3.63V; 16-Byte FIFO & VLIO; UART RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16M598 | 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO |
| XR16M598IQ100 | 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V HIGH PERFORMANCE OCTAL UART WITH 16-BYTE FIFO |
| XR16M598IQ100-F | 功能描述:UART 接口集成電路 8-ch 16-byte UART RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16M654 | 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復。