REV. 1.0.1 1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE 4.5 FIFO Control Register (FCR) - Write-Only This" />
參數資料
型號: XR16M781IL24-F
廠商: Exar Corporation
文件頁數: 22/52頁
文件大?。?/td> 0K
描述: IC UART FIFO 64B 24QFN
標準包裝: 490
特點: *
通道數: 1,UART
FIFO's: 64 字節(jié)
規(guī)程: RS232,RS422,RS485
電源電壓: 1.62 V ~ 3.63 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調制解調器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤
供應商設備封裝: 24-QFN 裸露焊盤(4x4)
包裝: 托盤
其它名稱: 1016-1463
XR16M781IL24-F-ND
XR16M781
29
REV. 1.0.1
1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
4.5
FIFO Control Register (FCR) - Write-Only
This register is used to enable the FIFOs, clear the FIFOs, set the transmit/receive FIFO trigger levels, and
enable the wake up interrupt. They are defined as follows:
FCR[0]: TX and RX FIFO Enable
Logic 0 = Disable the transmit and receive FIFO (default).
Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are
written or they will not be programmed.
FCR[1]: RX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
Logic 0 = No receive FIFO reset (default)
Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
FCR[2]: TX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
Logic 0 = No transmit FIFO reset (default).
Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
FCR[3]: Enable wake up interrupt (requires EFR bit-4 = 1)
Logic 0 = Disable the wake up interrupt (default).
Logic 1 = Enable the wake up interrupt.
FCR[5:4]: Transmit FIFO Trigger Select (requires EFR bit-4 = 1)
These 2 bits set the trigger level for the transmit FIFO. The UART will issue a transmit interrupt when the
number of characters in the FIFO falls below the selected trigger level, or when it gets empty in case that the
FIFO did not get filled over the trigger level on last re-load. Table 9 below shows the selections. Note that the
receiver and the transmitter cannot use different trigger tables. Whichever selection is made last applies to
both the RX and TX side.
FCR[7:6]: Receive FIFO Trigger Select
These 2 bits are used to set the trigger level for the receive FIFO. The UART will issue a receive interrupt when
the number of the characters in the FIFO crosses the trigger level. Table 9 shows the complete selections.
Note that the receiver and the transmitter cannot use different trigger tables. Whichever selection is made last
applies to both the RX and TX side.
相關PDF資料
PDF描述
XR16M781IB25-F IC UART FIFO 64B 25BGA
MAX7312AAG+T IC I/O EXPANDER I2C 16B 24SSOP
XR16M890IL40-F IC UART I2C/SPI 128 BYTE 40QFN
XR20M1280IL32-F IC UART I2C/SPI 128 BYTE 32QFN
MAX7326ATG+T IC I/O EXPANDER I2C 16B 24TQFN
相關代理商/技術參數
參數描述
XR16M781IL32 制造商:EXAR 制造商全稱:EXAR 功能描述:1.62V TO 3.63V UART WITH 64-BYTE FIFO AND VLIO INTERFACE
XR16M781IL32-0C-EB 功能描述:界面開發(fā)工具 Eval Board for XR16M781IL32 Series RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR16M781IL32-F 功能描述:UART 接口集成電路 1.62-3.63V; 64-Byte FIFO & VLIO; UART RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16M890 制造商:EXAR 制造商全稱:EXAR 功能描述:Single-Channel UARTs with Selectable Bus Interfaces
XR16M890_11 制造商:EXAR 制造商全稱:EXAR 功能描述:UART WITH 128-BYTE FIFO AND INTEGRATED LEVEL SHIFTERS