- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11831 > XR16V554IV-F (Exar Corporation)IC UART FIFO 16B QUAD 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XR16V554IV-F |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 34/43頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO 16B QUAD 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 4，QUART |
| FIFO's： | 16 字節(jié) |
| 規(guī)程： | RS232 |
| 電源電壓： | 2.25 V ~ 3.6 V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶故障啟動(dòng)位檢測(cè)功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
ORDERING INFORMATION
PART NUMBER
PACKAGE
OPERATING TEMPERATURE
RANGE
DEVICE STATUS
XR16V554IJ
68-Lead PLCC
-40°C to +85°C
Active
XR16V554IV
64-Lead LQFP
-40°C to +85°C
Active
XR16V554DIV
64-Lead LQFP
-40°C to +85°C
Active
XR16V554IL
48-pin QFN
-40°C to +85°C
Active
XR16V554IV80
80-Lead LQFP
-40°C to +85°C
Active
XR16V554/554D
4
2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO
REV. 1.0.3
PIN DESCRIPTIONS
Pin Description
NAME
48-QFN
PIN #
64-LQFP
PIN #
68-PLCC
PIN#
80-LQFP
PIN #
TYPE
DESCRIPTION
DATA BUS INTERFACE
A2
A1
A0
15
16
17
22
23
24
32
33
34
46
47
48
I
Address data lines [2:0]. These 3 address lines select
one of the internal registers in UART channel A-D dur-
ing a data bus transaction.
D7
D6
D5
D4
D3
D2
D1
D0
46
45
44
43
42
41
40
39
60
59
58
57
56
55
54
53
5
4
3
2
1
68
67
66
15
14
13
12
11
9
8
7
I/O
Data bus lines [7:0] (bidirectional).
IOR#
(VCC)
29
40
52
70
I
When 16/68# pin is HIGH, the Intel bus interface is
selected and this input becomes read strobe (active
low). The falling edge instigates an internal read cycle
and retrieves the data byte from an internal register
pointed by the address lines [A2:A0], puts the data byte
on the data bus to allow the host processor to read it on
the rising edge.
When 16/68# pin is LOW, the Motorola bus interface is
selected and this input is not used and should be con-
nected to VCC.
IOW#
(R/W#)
7
9
18
31
I
When 16/68# pin is HIGH, it selects Intel bus interface
and this input becomes write strobe (active low). The
falling edge instigates the internal write cycle and the
rising edge transfers the data byte on the data bus to
an internal register pointed by the address lines.
When 16/68# pin is LOW, the Motorola bus interface is
selected and this input becomes read (HIGH) and write
(LOW) signal.
CSA#
(CS#)
5
7
16
28
I
When 16/68# pin is HIGH, this input is chip select A
(active low) to enable channel A in the device.
When 16/68# pin is LOW, this input becomes the chip
select (active low) for the Motorola bus interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B5L-IW-F1 | CONVERTER MOD DC/DC 28V 100W |
| VE-B5L-IX-F4 | CONVERTER MOD DC/DC 28V 75W |
| VE-B5L-IX-F2 | CONVERTER MOD DC/DC 28V 75W |
| MS27473E16B8P | CONN PLUG 8POS STRAIGHT W/PINS |
| VE-B5L-IX-F1 | CONVERTER MOD DC/DC 28V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16V554IVTR-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16V564 | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO |
| XR16V564_07 | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO |
| XR16V564D | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:2.25V TO 3.6V QUAD UART WITH 32-BYTE FIFO |
| XR16V564DIV | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。