- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3767 > XR21V1410IL16-F (Exar Corporation)IC UART FIFO USB SGL 16QFN PDF資料下載
參數(shù)資料
| 型號： | XR21V1410IL16-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 28/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO USB SGL 16QFN |
| 產(chǎn)品培訓(xùn)模塊： | UART Product Overview XR21V141x Full-Speed USB UART Family |
| 產(chǎn)品變化通告： | XR21V1410IL16-F Packing Change 26/Jan/2011 |
| 特色產(chǎn)品： | XR21V141x Full-Speed USB UART |
| 標(biāo)準(zhǔn)包裝： | 490 |
| 特點： | * |
| 通道數(shù)： | 1，UART |
| FIFO's： | 128 字節(jié)，384 字節(jié) |
| 規(guī)程： | USB 2.0 |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 帶自動流量控制功能： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 16-QFN-EP（3x3） |
| 包裝： | 散裝 |
| 配用： | 1016-1299-ND - EVAL BOARD FOR XR21V1410IL |
| 其它名稱： | 1016-1300 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁
XR21V1410
7
REV. 1.4.0
1-CH FULL-SPEED USB UART
1.3.1.3
Device Attributes
The Device Attributes value replaces the bmAttributes field in the USB Standard Configuration Descriptor. The
default setting in the V1410 device is 0xA0. The bit field definitions are:
Bit 7 is reserved - set to ’1’
Bit 6 is Self-powered mode - set to ’0’ for bus-powered, set to ’1’ for self-powered
Bit 5 is Remote Wakeup support - set to ’0’ for no support, set to ’1’ for remote wakeup support
Bit 4:0 are reserved - set to ’0’
1.3.1.4
Device Maximum Power
The Device Maximum Power value replaces the bMaxPower field in the USB Standard Configuration
Descriptor. The value specified is in units of 2 mA. For example, the value 0x2F is decimal 47 or 94 mA. Note
that the default bMaxPower of the V1410 device is 94 mA.
1.4
UART Manager
The UART Manager enables/disables the UART including the TX and RX FIFOs. The UART Manager is
located in a separate register block from the UART registers.
1.5
UART
The UART can be configured via USB control transfers from the USB host. The UART transmitter and receiver
sections are described seperately in the following sections. At power-up, the V1410 will default to 9600 bps, 8
data bits, no parity bit, 1 stop bit, and no flow control. If a standard CDC driver accesses the V1410, defaults
will change. See ”Section 1.2, USB Device Driver” on page 5.
1.5.1
Transmitter
The transmitter consists of a 128-byte TX FIFO and a Transmit Shift Register (TSR). Once a bulk-out packet
has been received and the CRC has been validated, the data bytes in that packet are written into the TX FIFO
of the specified UART channel. Data from the TX FIFO is transferred to the TSR when the TSR is idle or has
completed sending the previous data byte. The TSR shifts the data out onto the TX output pin at the data rate
defined by the CLOCK_DIVISOR and TX_CLOCK_MASK registers.
The transmitter sends the start bit
followed by the data bits (starting with the LSB), inserts the proper parity-bit if enabled, and adds the stop-
bit(s). The transmitter can be configured for 7 or 8 data bits with or without parity or 9 data bits without parity.
If 9 bit data is selected without wide mode, the 9th bit will always be ’0’.
1.5.1.1
Wide Mode Transmit
When both 9 bit data and wide mode are enabled, two bytes of data must be written. The first byte that is
loaded into the TX FIFO are the first 8 bits (data bits 7-0) of the 9-bit data. Bit-0 of the second byte that is
loaded into the TX FIFO is bit-8 of the 9-bit data. The data that is transmitted on the TX pin is as follows: start
bit, 9-bit data, stop bit. Use the WIDE_MODE register to enable wide mode.
1.5.2
Receiver
The receiver consists of a 384-byte RX FIFO and a Receive Shift Register (RSR). Data that is received in the
RSR via the RX pin is transferred into the RX FIFO.
Data from the RX FIFO is sent to the USB host in
response to a bulk-in request. Depending on the mode, error / status information for that data character may
or may not be stored in the RX FIFO with the data.
1.5.2.1
Normal receive operation with 7 or 8-bit data
Data that is received is stored in the RX FIFO. Any parity, framing or overrun error or break status information
related to the data is discarded. Receive data format is shown in Figure 3.
1.5.2.2
Normal receive operation with 9-bit data
The first 8 bits of data received is stored in the RX FIFO. The 9th bit as well as any parity, framing or overrun
error or break status information related to the data is discarded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16L580IL-F | IC UART FIFO 16BYTE 32QFN |
| XR16M681IL24-F | IC UART FIFO 64B 24QFN |
| XR16M681IB25-F | IC UART FIFO 64B 25BGA |
| ST16C550IJ44-F | IC UART FIFO 16B SGL 44PLCC |
| ST16C450IQ48-F | IC UART SINGLE 48TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR21V1410IL16TR-F | 功能描述:USB 接口集成電路 1 Chan FS USB UART w/ 256 Byte FIFO RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| XR21V1412 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2-CH FULL-SPEED USB UART |
| XR21V1412_10 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2-CH FULL-SPEED USB UART |
| XR21V1412IL-0A-EB | 功能描述:界面開發(fā)工具 EVAL BOARD FOR XR21V1412IL32-F RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| XR21V1412IL-0B-EB | 功能描述:界面開發(fā)工具 For XR21V1412 QFN32 USB, RS232;No Cables RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。