REV. 1.1.1 LCR[5]: TX and RX Parity Select If the parity bit is enabled, LCR BIT-" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� XR68M752IB49-F
寤犲晢锛� Exar Corporation
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 26/54闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC UART FIFO 64B DUAL 49STBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 490
鐗归粸(di菐n)锛� *
閫氶亾鏁�(sh霉)锛� 2锛孌UART
FIFO's锛� 64 瀛楃瘈(ji茅)
瑕�(gu墨)绋嬶細 RS232锛孯S422锛孯S485
闆绘簮闆诲锛� 1.62 V ~ 3.63 V
甯惰嚜鍕�(d貌ng)娴侀噺鎺у埗鍔熻兘锛� 鏄�
甯禝rDA 绶ㄧ⒓鍣�/瑙g⒓鍣細 鏄�
甯舵晠闅滃暉鍕�(d貌ng)浣嶆娓�(c猫)鍔熻兘锛� 鏄�
甯惰(di脿o)鍒惰В瑾�(di脿o)鍣ㄦ帶鍒跺姛鑳斤細 鏄�
甯禖MOS锛� 鏄�
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 49-TFBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 49-BGA
鍖呰锛� 鎵樼洡
XR16M752/XR68M752
32
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
REV. 1.1.1
LCR[5]: TX and RX Parity Select
If the parity bit is enabled, LCR BIT-5 selects the forced parity format.
LCR BIT-5 = logic 0, parity is not forced (default).
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit is forced to a logical 1 for the transmit and receive
data.
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit is forced to a logical 0 for the transmit and receive
data.
TABLE 11: PARITY SELECTION
LCR BIT-5 LCR BIT-4 LCR BIT-3
PARITY SELECTION
X
0
No parity
0
1
Odd parity
0
1
Even parity
1
0
1
Force parity to mark, 鈥�1鈥�
1
Forced parity to space, 鈥�0鈥�
LCR[6]: Transmit Break Enable
When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a
鈥渟pace", LOW state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.
Logic 0 = No TX break condition (default).
Logic 1 = Forces the transmitter output (TX) to a 鈥渟pace鈥�, LOW, for alerting the remote receiver of a line
break condition.
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL, DLM and DLD) enable.
Logic 0 = Data registers are selected (default).
Logic 1 = Divisor latch registers are selected.
4.7
Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write
The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.
MCR[0]: DTR# Output
The DTR# pin is a modem control output. If the modem interface is not used, this output may be used as a
general purpose output.
Logic 0 = Force DTR# output HIGH (default).
Logic 1 = Force DTR# output LOW.
MCR[1]: RTS# Output
The RTS# pin is a modem control output and may be used for automatic hardware flow control by enabled by
EFR bit-6. The RTS# pin can also be used for Auto RS485 Half-Duplex direction control enabled by FCTR bit-
3. If the modem interface is not used, this output may be used as a general purpose output.
Logic 0 = Force RTS# HIGH (default).
Logic 1 = Force RTS# LOW.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
XR82C684J/44-F IC UART CMOS QUAD 44PLCC
XR88C681JTR-F IC UART CMOS DUAL 44PLCC
XR88C92CJ-F IC UART FIFO DUAL 44PLCC
XRA1200IL16-F IC I/O EXPANDER I2C 8B 16QFN
XRA1201PIL24-F IC I/O EXPANDER I2C 16B 24QFN
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
XR68M752IL-0B-EB 鍔熻兘鎻忚堪:鐣岄潰闁�(k膩i)鐧�(f膩)宸ュ叿 Support XR68M752 32L QFN, PCI Interface RoHS:鍚� 鍒堕€犲晢:Bourns 鐢�(ch菐n)鍝�:Evaluation Boards 椤炲瀷:RS-485 宸ュ叿鐢ㄤ簬瑭�(p铆ng)浼�:ADM3485E 鎺ュ彛椤炲瀷:RS-485 宸ヤ綔闆绘簮闆诲:3.3 V
XR68M752IL32 鍒堕€犲晢:EXAR 鍒堕€犲晢鍏ㄧū:EXAR 鍔熻兘鎻忚堪:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
XR68M752IL32-F 鍔熻兘鎻忚堪:UART 鎺ュ彛闆嗘垚闆昏矾 UART RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 鏁�(sh霉)鎿�(j霉)閫熺巼:3 Mbps 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.7 V 闆绘簮闆绘祦:20 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:LQFP-48 灏佽:Reel
XR68M752IL32TR-F 鍔熻兘鎻忚堪:UART 鎺ュ彛闆嗘垚闆昏矾 W/64 BYTE FIFO RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 鏁�(sh霉)鎿�(j霉)閫熺巼:3 Mbps 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.7 V 闆绘簮闆绘祦:20 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:LQFP-48 灏佽:Reel
XR68M752IM-0B-EB 鍔熻兘鎻忚堪:鐣岄潰闁�(k膩i)鐧�(f膩)宸ュ叿 Support XR68M752 48L TQFP, PCI Interface RoHS:鍚� 鍒堕€犲晢:Bourns 鐢�(ch菐n)鍝�:Evaluation Boards 椤炲瀷:RS-485 宸ュ叿鐢ㄤ簬瑭�(p铆ng)浼�:ADM3485E 鎺ュ彛椤炲瀷:RS-485 宸ヤ綔闆绘簮闆诲:3.3 V