REV. 1.1.1 HIGH PERFORMANCE DUART WITH 64-BYTE FIFO RTSB# 15 22 G5 O UART channel B Request-to-Send (active low) or general" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� XR68M752IB49-F
寤犲晢锛� Exar Corporation
鏂囦欢闋佹暩(sh霉)锛� 52/54闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC UART FIFO 64B DUAL 49STBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 490
鐗归粸(di菐n)锛� *
閫氶亾鏁�(sh霉)锛� 2锛孌UART
FIFO's锛� 64 瀛楃瘈(ji茅)
瑕�(gu墨)绋嬶細 RS232锛孯S422锛孯S485
闆绘簮闆诲锛� 1.62 V ~ 3.63 V
甯惰嚜鍕�(d貌ng)娴侀噺鎺у埗鍔熻兘锛� 鏄�
甯禝rDA 绶ㄧ⒓鍣�/瑙g⒓鍣細 鏄�
甯舵晠闅滃暉鍕�(d貌ng)浣嶆娓�(c猫)鍔熻兘锛� 鏄�
甯惰(di脿o)鍒惰В瑾�(di脿o)鍣ㄦ帶鍒跺姛鑳斤細 鏄�
甯禖MOS锛� 鏄�
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 49-TFBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 49-BGA
鍖呰锛� 鎵樼洡
XR16M752/XR68M752
7
REV. 1.1.1
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
RTSB#
15
22
G5
O
UART channel B Request-to-Send (active low) or general
purpose output. This port must be asserted prior to using
auto RTS flow control, see EFR[6] and IER[6]. For auto
RS485 half-duplex direction control, see DLD[6].
CTSB#
16
23
F6
I
UART channel B Clear-to-Send (active low) or general
purpose input. It can be used for auto CTS flow control,
see EFR[7] and IER[7]. This input should be connected to
VCC or GND when not used.
DTRB#
-
35
C7
O
UART channel B Data-Terminal-Ready (active low) or
general purpose output. If it is not used, leave it uncon-
nected.
DSRB#
-
20
F5
I
UART channel B Data-Set-Ready (active low) or general
purpose input. This input should be connected to VCC or
GND when not used.
CDB#
-
16
F3
I
UART channel B Carrier-Detect (active low) or general
purpose input. This input should be connected to VCC or
GND when not used.
RIB#
-
21
E4
I
UART channel B Ring-Indicator (active low) or general
purpose input. This input should be connected to VCC or
GND when not used.
OP2B#
-
9
E3
O
Output Port 2 Channel B - The output state is defined by
the user and through the software setting of MCR[3].
INTB is set to the active mode and OP2B# output LOW
when MCR[3] is set to a logic 1. INTB is set to the three
state mode and OP2B# output HIGH when MCR[3] is set
to a logic 0. See MCR[3]. If INTB is used, this output
should not be used as a general output else it will disturb
the INTB output functionality.
ANCILLARY SIGNALS
XTAL1
10
13
G1
I
Crystal or external clock input.
XTAL2
11
14
G2
O
Crystal or buffered clock output.
PwrSave
-
F1
I
PowerSave (active high, internal pull-down resistor). This
feature isolates the 752鈥檚 data bus interface from the host
preventing other bus activities that cause higher power
drain during sleep mode. See Sleep Mode with Auto
Wake-up and PowerSave Feature section for details.
16/68#
17
24
G6
I
Intel or Motorola Bus Select (internal pull-up resistor).
This pin is not available for the XR16M752. This pin is
available for the XR68M752 only.
When 16/68# pin is HIGH, 16 or Intel Mode, the device
will operate in the Intel bus type of interface.
When 16/68# pin is LOW, 68 or Motorola mode, the
device will operate in the Motorola bus type of interface.
Pin Description
NAME
32-QFN
PIN #
48-TQFP
PIN #
49-STBGA
PIN #
TYPE
DESCRIPTION
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
XR82C684J/44-F IC UART CMOS QUAD 44PLCC
XR88C681JTR-F IC UART CMOS DUAL 44PLCC
XR88C92CJ-F IC UART FIFO DUAL 44PLCC
XRA1200IL16-F IC I/O EXPANDER I2C 8B 16QFN
XRA1201PIL24-F IC I/O EXPANDER I2C 16B 24QFN
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
XR68M752IL-0B-EB 鍔熻兘鎻忚堪:鐣岄潰闁嬬櫦(f膩)宸ュ叿 Support XR68M752 32L QFN, PCI Interface RoHS:鍚� 鍒堕€犲晢:Bourns 鐢�(ch菐n)鍝�:Evaluation Boards 椤炲瀷:RS-485 宸ュ叿鐢ㄤ簬瑭�(p铆ng)浼�:ADM3485E 鎺ュ彛椤炲瀷:RS-485 宸ヤ綔闆绘簮闆诲:3.3 V
XR68M752IL32 鍒堕€犲晢:EXAR 鍒堕€犲晢鍏ㄧū:EXAR 鍔熻兘鎻忚堪:HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
XR68M752IL32-F 鍔熻兘鎻忚堪:UART 鎺ュ彛闆嗘垚闆昏矾 UART RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 鏁�(sh霉)鎿�(j霉)閫熺巼:3 Mbps 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.7 V 闆绘簮闆绘祦:20 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:LQFP-48 灏佽:Reel
XR68M752IL32TR-F 鍔熻兘鎻忚堪:UART 鎺ュ彛闆嗘垚闆昏矾 W/64 BYTE FIFO RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 鏁�(sh霉)鎿�(j霉)閫熺巼:3 Mbps 闆绘簮闆诲-鏈€澶�:3.6 V 闆绘簮闆诲-鏈€灏�:2.7 V 闆绘簮闆绘祦:20 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�:- 40 C 灏佽 / 绠遍珨:LQFP-48 灏佽:Reel
XR68M752IM-0B-EB 鍔熻兘鎻忚堪:鐣岄潰闁嬬櫦(f膩)宸ュ叿 Support XR68M752 48L TQFP, PCI Interface RoHS:鍚� 鍒堕€犲晢:Bourns 鐢�(ch菐n)鍝�:Evaluation Boards 椤炲瀷:RS-485 宸ュ叿鐢ㄤ簬瑭�(p铆ng)浼�:ADM3485E 鎺ュ彛椤炲瀷:RS-485 宸ヤ綔闆绘簮闆诲:3.3 V