參數(shù)資料
型號: XRT73L04BIV-F
廠商: Exar Corporation
文件頁數(shù): 38/64頁
文件大?。?/td> 0K
描述: IC LIU E3/DS3/STS-1 4CH 144LQFP
標(biāo)準(zhǔn)包裝: 60
類型: 線路接口裝置(LIU)
驅(qū)動器/接收器數(shù): 4/4
規(guī)程: DS3,E3,STS-1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-LQFP(20x20)
包裝: 托盤
XRT73L04B
4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
REV. 1.0.1
39
Decoder detects this particular pattern, then it substi-
tutes these bits with a “0000" pattern.
Figure 25 illustrates the HDB3 Decoder at work with
two separate Zero Suppression patterns, in the in-
coming Dual-Rail Data Stream.
NOTE: If the HDB3 Decoder detects any bipolar violation
(e.g., "V") pulses that is not in accordance with the HDB3
Line Code format, or if the HDB3 Decoder detects a string
of 4 (or more) "0’s" in the incoming line signal, then the
HDB3 Decoder flags this event as a Line Code Violation by
pulsing the LCV output pin “High".
3.4.3
Configuring the HDB3/B3ZS Decoder
The XRT73L04B can enable or disable the HDB3/
B3ZS Decoder blocks by either of the following
means.
a. Operating in the HOST Mode
Enable the HDB3/B3ZS Decoder block of Channel(n)
by writing a "0" into the (SR/DR)_(n) bit-field within
Command Register CR3-(n), as illustrated below.
b. Operating in the Hardware Mode
To globally enable all HDB3/B3ZS Decoder blocks,
pull the CS/(SR/DR)_(n) input pin "Low". To globally
disable all HDB3/B3ZS Decoder blocks and configure
the device to transmit and receive in an AMI format
by pulling the CS/(SR/DR)_(n) input pin "High".
3.5
LOS DECLARATION/CLEARANCE
Each channel contains circuitry that monitors the fol-
lowing two parameters associated with the incoming
line signals.
1. The amplitude of the incoming line signal via the
RTIP and RRing inputs.
2. The number of pulses detected in the incoming
line signal within a certain amount of time.
If a given channel determines that the incoming line
signal is missing either due to insufficient amplitude
or a lack of pulses in the incoming line signal, then it
declares a Loss of Signal (LOS) condition. The chan-
nel declares the LOS condition by toggling its respec-
tive RLOS_(n) output pin “High" and by setting its cor-
responding RLOS_(n) bit field within Command Reg-
ister 0 (or Command Register 8) to "1".
Conversely, if the channel determines that the incom-
ing line signal has been restored (e.g., there is suffi-
cient amplitude and pulses in the incoming line sig-
nal), then it clears the LOS condition by toggling its
respective RLOS_(n) output pin “Low" and setting its
corresponding RLOS_(n) bit-field to "0".
In general, the LOS Declaration/Clearance scheme
that is employed in the XRT73L04B is based upon
ITU-T Recommendation G.775 for both E3 and DS3
applications.
3.5.1
The LOS Declaration/Clearance Criteria
for E3 Applications
FIGURE 25. AN EXAMPLE OF HDB3 DECODING
Data
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0 0
0
V
Line Signal
B
0 0
V
RPOS
RNEG
RCLK
COMMAND REGISTER CR3-(n)
D4
D3
D2
D1
D0
(SR/DR)_(n)
LOSMUT_(n)
RxOFF
RxClk_(n)INV
Reserved
0X
X
相關(guān)PDF資料
PDF描述
XRT73L06IB-F IC LIU E3/DS3/STS-1 6CH 217BGA
XRT73LC00AIV-F IC LIU STS1/DS3/E3 SGL 44TQFP
XRT73LC03AIV-F IC LIU E3/DS3/STS-1 3CH 120LQFP
XRT73LC04AIV-F IC LIU E3/DS3/STS-1 4CH 144LQFP
XRT73R06IB-F IC LIU E3/DS3/STS-1 6CH 217BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT73L06 制造商:EXAR 制造商全稱:EXAR 功能描述:SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L06ES 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT73L06IB 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT73L06IB-F 功能描述:接口 - 專用 RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:BGA-59
XRT73L06IQ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm