- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9996 > XRT75R03IVTR (Exar Corporation)IC LIU E3/DS3/STS-1 3CH 128LQFP PDF資料下載
參數(shù)資料
| 型號： | XRT75R03IVTR |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 6/92頁 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 3CH 128LQFP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 3/3 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP（14x20） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
XRT75R03
xr
REV. 1.0.8
THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
11
57
113
52
RNEG_0/LCV_0
RNEG_1/LCV_1
RNEG_2/LCV_2
O
Receive Negative Data Output/Line Code Violation Indicator -
Channel 0:
Receive Negative Data Output/Line Code Violation Indicator -
Channel 1:
Receive Negative Data Output/Line Code Violation Indicator -
Channel 2:
The function of these pins depends on whether the XRT75R03 is configured in
Single Rail or Dual Rail mode.
Dual-Rail Mode - Receive Negative Polarity Data Output
If the channel/device has been configured to operate in the Dual-Rail Mode,
then all negative-polarity data will be output via this output pin. The positive-
polarity data will be output via the corresponding RPOS_n output pin. In other
words, the Receive Section of the corresponding Channel will pulse this output
pin "High" for one period of RCLK_n anytime it receives a negative-polarity
pulse via the RTIP/RRING input pins.
The data that is output via this pin is updated upon a user-selectable edge of
the RCLK_n output clock signal.
Single-Rail Mode - Line Code Violation Indicator Output
If the channel/device has been configured to operate in the Single-Rail Mode,
then this particular output pin will function as the Line Code Violation indicator
output.
In this configuration, the Receive Section of the Channel will pulse this output
pin "High" for at least one RCLK period whenever it detects either an LCV (Line
Code Violation) or an EXZ (Excessive Zero Event).
The data that is output via this pin is updated upon a user-selectable edge of
the RCLK_n output clock signal.
56
114
51
RxClk_0
RxClk_1
RxClk_2
O
Receive Clock Output - Channel 0:
Receive Clock Output - Channel 1:
Receive Clock Output - Channel 2:
This output pin functions as the Receive or recovered clock signal. All Receive
(or recovered) data will output via the RPOS_n and RNEG_n outputs upon the
user-selectable edge of this clock signal.
Additionally, if the device/channel has been configured to operate in the Single-
Rail Mode, then the RNEG_n/LCV_n output pins will also be updated upon the
user-selectable edge of this clock signal.
75
95
84
REQEN_0
REQEN_1
REQEN_2
I
Receive Equalization Enable Input - Channel 0:
Receive Equalization Enable Input - Channel 1:
Receive Equalization Enable Input - Channel 2:
These input pins are used to either enable or disable the Receive Equalizer
block within the Receive Section of the corresponding channel.
"Low" - Disables the Receive Equalizer within the corresponding channel.
"High" - Enables the Receive Equalizer within the corresponding channel.
NOTES:
1.
For virtually all applications, it is recommend that this input pin be
pulled "High" and enable the Receive Equalizer.
2.
This input pin ignored and should be tied to GND if the XRT75R03
device has been configured to operate in the Host Mode.
3.
These input pins are internally pulled low.
SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS
PIN #
SIGNAL NAME
TYPE
DESCRIPTION
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。