- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄48109 > YSS922-S DOLBY NOISE REDUCTION IC, PQFP128 PDF資料下載
參數(shù)資料
| 型號： | YSS922-S |
| 元件分類： | 噪聲抑制 |
| 英文描述： | DOLBY NOISE REDUCTION IC, PQFP128 |
| 封裝： | PLASTIC, SQFP-128 |
| 文件頁數(shù)： | 22/22頁 |
| 文件大?。?/td> | 298K |
| 代理商： | YSS922-S |
YSS922
9
DIRBCK, DIRWCK, FS128, SYNC
The clock for such peripheral devices as DAC and ADC is output. At CMOD=0 setting, FS128 is output
from the FS128/C pin, and at UMOD=0 setting, SYNC is output from the SYNC/U pin. DIRBCK, DIRWCK
and FS128 is obtained by dividing the clock of DIRMCK and the period of each clock is as follows.
DIRBCK
…
64fs
DIRWCK
…
fs
FS128
…
128fs
1-1-3. Serial Data Output
DIRSDO
The DAIF signal data is output. The output is always 24-bit width including the extension word of the audio
auxiliary. The data is output from the DIRSDO pin as well as goes into the Main DSP block through the
SDIA interface.
It must be noted that the data output from the DIRSDO pin is muted during the free-run mode or at
SDOMUTE=1 setting, but the data output to the Main DSP is muted only during the free-run mode
regardless of SDOMUTE setting.
The output format can be selected by setting the DIR SDO register.
1-1-4. Status Data Output
BS, V, U, C
The data of block start, validity flag, user data and channel status obtained from the DAIF signals are output
as described below.
- The block start is output from the ERR/BS pin at BSMOD=1 setting.
- The validity flag is output from the DBL/V pin at VMOD=1 setting.
- The user data is output from the SYNC/U pin at UMOD=1 setting.
- The channel status is output from the FS128/C pin at CMOD=1 setting.
BS, V, U, C are fixed to the “L” level during the free-run mode or at VUCMUTE=1 setting.
/LOCK, ERR, DIRINT
The same data as LOCKN, DIRERR, DIRINT of the DIR STATUS Register are output from the /LOCK,
ERR/BS, DIRINT pins respectively.
The DIRERR data is output from the ERR/BS pin at BSMOD=0 setting.
DBL
The information, whether the DDIN input signal is a double rate signal, is output from the DBL/V pin at
VMOD=0 setting.
If PLL in the DIR block is locked at double rate and the free-run mode is not used, “H” level is output.
If PLL in the DIR block is locked at normal rate or the free-run mode is used, “L” level is output.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| YSS932-S | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| YSS932 | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| YSS943-VZ | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
| YSS944-VZ | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
| YSS940-VZ | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| YSS932 | 制造商:YAMAHA 制造商全稱:YAMAHA CORPORATION 功能描述:96kHz DIR + Dolby Digital / Pro Logic II / DTS decoder + Sub DSP |
| YSS940 | 制造商:YAMAHA 制造商全稱:YAMAHA CORPORATION 功能描述:ADAMB Advanced Digital Audio Multi channel decode processor |
| YSS943 | 制造商:YAMAHA 制造商全稱:YAMAHA CORPORATION 功能描述:ADAMB Advanced Digital Audio Multi channel decode processor |
| YSS944 | 制造商:YAMAHA 制造商全稱:YAMAHA CORPORATION 功能描述:ADAMB Advanced Digital Audio Multi channel decode processor |
| YSS950 | 制造商:YAMAHA 制造商全稱:YAMAHA CORPORATION 功能描述:DAP1 Digital Audio Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。