- 您現在的位置：買賣IC網 > PDF目錄372962 > Z8613112SSC (ZILOG INC) CAP 0.056UF 100V 10% X7R AXIAL TR-14 PDF資料下載
參數資料
| 型號： | Z8613112SSC |
| 廠商： | ZILOG INC |
| 元件分類： | 消費家電 |
| 英文描述： | CAP 0.056UF 100V 10% X7R AXIAL TR-14 |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO18 |
| 封裝： | PLASTIC, SOIC-18 |
| 文件頁數： | 20/50頁 |
| 文件大?。?/td> | 927K |
| 代理商： | Z8613112SSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Z86129/130/131
NTSC Line 21 Decoder
P R E L I M I N A R Y
20
DS96TEL0200
SERIAL COMMUNICATIONS INTERFACE
(Continued)
Writing to the I
2
C Bus
All write commands are either one or two byte commands.
The Z86129/130/131 is enabled when a Start condition
followed by its Slave Address Write byte is received. It will
be disabled once it deems the command to have been
completed or by a Stop condition. A new Start condition
without a Stop condition will begin a new sequence.
Therefore, successive commands may be executed by
successive strings of “Start-Slave Address-Command”
sequences without any intervening Stop condition being
sent.
Notes:
The number of data bytes to be received by the
Z86129/130/131 is inherent in the command and the
Z86129/130/131 will respond with the acknowledge signal
only for the number of bytes expected. If the master writes
more bytes than expected, there will be no acknowledge
for the extra bytes.
A write to the Z86129/130/131 should always be preceded
by executing a Status read to verify that the
Z86129/130/131 is not busy. The Status register data is
output immediately following the reception of the Slave
Address Read. If the RDY bit is set, the master device can
initiate its write sequence, always beginning with the Start
condition. The first byte of a two byte command is always
written first.
An example of the master's sequence for writing a two byte
command (after RDY had been checked) would be:
Start-Slave Address Write/Slave ACK-CMD (master)/
Slave ACK-DATA (master)/Slave ACK-Stop.
Reading Data Using the I
2
C Bus
With the exception of the Serial Status (SS) register, which
may be read at any time, each read operation must be set
up before the data can be read from the serial output
registers of the Z86129/130/131. Data is set up for a read
operation either automatically or manually. XDS data
reads are set up automatically upon recovery by setting a
valid XDS FILTER register selection. All other data read
operations must be set up manually using the READ
SELECT commands RDS1 and RDS2. These commands
load the selected data byte or pair of bytes into the serial
output register(s), set the SS register RD2 bit according to
the number of data bytes requested and set the SS
register DAV bit to indicate availability of data.
The Z86129/130/131 I
2
C Bus supports one, two and three
byte read sequences. All read sequences output the SS
register as the first output byte. If the
s
erial
s
tatus DAV bit
is set, a two or three byte read sequence can then be
initiated, beginning with a new STRT condition. If the DAV
bit is not set, the I
2
C master device should not attempt to
read any data bytes or the desired data can be lost from
the Z86129/130/131output registers.
The number of data bytes available is indicated by the
state of the RD2 bit of the serial status. In a typical read
operation the status byte is read and the DAV and RD2 bits
are examined. If one or two data bytes are available they
are read in sequence separated by acknowledges.
Note:
In all I
2
C Read operations (one, two, and three byte as
defined in Figure 10) the last byte read from the
Z86129/130/131 should be acknowledged by the master
with a NACK (Not ACKnowledge). It is also necessary to
read all available data in a read operation to clear the DAV
bit and permit subsequent reads. DAV is cleared by the
master clocking out the eighth bit of the last data-byte
read. DAV is never cleared by just reading the SSB (one-
byte read) alone. All data is output MSB first.
Figure 9. I
2
C Bus WRITE (Command)
STRT
STOP
SLAVE
CMD
I2C-One Byte Write (Command)
(WRITE=28h)
WRITE
I2C-Two Byte Write (Command & Data)
STRT
STOP
ADDR
CMD
(WRITE=28h)
DATA
Note:
Status Register RDY bit must be read and checked prior to the
STRT condition of either WRITE sequence above. See One Byte
Read (Status Only) in Figure 10 for more information on reading the
Status Register.
相關PDF資料 |
PDF描述 |
|---|---|
| Z86160 | SET-TOP CONTROLLER |
| Z86193 | CMOS Z8 MICROCONTROLLER MULTIPLIER/DIVIDER/SEARCH/MERGE |
| Z86217 | CMOS Z8 8-BIT MICROCONTROLLERS (POINTING DEVICE/TRACKBALL) |
| Z86C17 | CMOS Z8 8-BIT MICROCONTROLLERS (POINTING DEVICE/TRACKBALL) |
| Z86227 | 40-PIN LOW-COST DIGITAL TELEVISION CONTROLLER (4LDTC) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Z8613112SSC00TR | 功能描述:IC AUTO TIME SET 18SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| Z8613112SSG | 功能描述:編碼器、解碼器、復用器和解復用器 AUTO TIME SET RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| Z8614 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:KEYBOARD CONTROLLER (KBC⑩) NMOS Z8 8-BIT MCU |
| Z861404PSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| Z861404VSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。