- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373766 > Z86C44 (ZiLOG, Inc.) CMOS Z8 MCU(CMOS Z8系列微控制器) PDF資料下載
參數(shù)資料
| 型號： | Z86C44 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | CMOS Z8 MCU(CMOS Z8系列微控制器) |
| 中文描述： | 單片機的CMOS Z8的CMOS（Z8系列微控制器） |
| 文件頁數(shù)： | 55/70頁 |
| 文件大?。?/td> | 1192K |
| 代理商： | Z86C44 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Z86C34/C35/C36/C44/C45/C46
CMOS Z8 MCUs with ASCI UART
ZiLOG
DS007601-Z8X0499
P R E L I M I N A R Y
55
Bit 2 is Reserved
When read, this bit reflects the default value
0
. When
WRITE
, this bit is ignored.
Bit 1 is the Transmit Data Register Empty
TDRE = 1
indicates that the Transmit Data Register (
TDR
)
is empty and that the next data byte to be transmitted can
be written into the
TDR
.
TDRE
is cleared to
0
after the byte
is written to
TDR
, until the ASCI transfers the byte from the
TDR
to the Transmit Shift Register (
TSR
), and then
TDRE
is again set to
1
.
TDRE
is set to
1
at Power-On Reset.
Bit 0 is the Transmit Interrupt Enable
TIE
should be set to a
1
to enable ASCI transmit interrupt
requests. An interrupt (
IRQ3
) is generated when
TDRE
(bit
1
of the
STAT
register) is a
1
.
TIE
is cleared to
0
at Power-
On Reset.
An anomaly exists that requires setting of the
RIE
bit to al-
low the generation of transmit interrupts. If
RIE
is not set,
transmit interrupts are not generated, even if
TIE
is set. See
Precautions
.
Baud Rate Generation Summary
The application can select between one of two baud rate
generators for the ASCI. If the BRG Mode bit in the ASEXT
register is set to a 0, the SS2,1,0 bits, the DR, bit and the
PR bit in CNTLB are used to select the baud rate. If the BRG
Mode bit is set to a 1, the ASTL and ASTH registers are
used to select the baud rate.
The following formulas are used to calculate the baud rate
from the two baud rate generators:
If
BRG
mode =
0
:
Where:
1.
SCLK
is the system clock.
2.
PS
=
1
or
0
and is bit
5
of
CNTLB
.
3.
DIV
=
1
,
2
,
4
,
8
,
16
,
32
or
64
as reflected by
SS2–0
in
CNTLB
.
4.
DIVIDE RATIO
=
16
or
64
, as defined by
DR
in
CNTLB
.
If
BRG
mode =
1
:
or
Where:
1.
SCLK
is the system clock.
2.
TC
is the 16-bit value programmed into
ASTL
and
ASTH
.
3.
DIVIDE RATIO
=
16
or
64
, as defined by
DR
in
CNTLB
.
4. Baud Rate is the desired baud rate.
Baud Rate =
SCLK
(10 + 20 x PS) x DIV x Divide Ratio
Baud Rate =
SCLK
(2 x (TC + 2) x Divide Ratio
TC =
SCLK
– 2
2 x Baud Rate x Divide Ratio
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z86C45 | CMOS Z8 MCU(CMOS Z8系列微控制器) |
| Z86C46 | CMOS Z8 MCU(CMOS Z8系列微控制器) |
| Z86C40 | CMOS Z8 CONSUMER CONTROLLER PROCESSOR |
| Z86C30 | CMOS Z8 CONSUMER CONTROLLER PROCESSOR |
| Z86C31 | CMOS Z8 CONSUMER CONTROLLER PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z86C4416FECR514X | 制造商:Zilog Inc 功能描述: |
| Z86C45 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS Z8 MCUs WITH ASCI UART OFFER EFFICIENT, COST-EFFECTIVE DESIGN FLEXIBILITY |
| Z86C46 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS Z8 MCUs WITH ASCI UART OFFER EFFICIENT, COST-EFFECTIVE DESIGN FLEXIBILITY |
| Z86C47 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS Z8 MICROCONTROLLER |
| Z86C4704PSC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。