- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373766 > Z86E43 (ZiLOG, Inc.) CMOS Z8 OTP Microcontroller(CMOS Z8系列一次可編程微控制器) PDF資料下載
參數(shù)資料
| 型號： | Z86E43 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | CMOS Z8 OTP Microcontroller(CMOS Z8系列一次可編程微控制器) |
| 中文描述： | 檢察官辦公室的CMOS Z8微控制器（的CMOS Z8系列一次可編程微控制器） |
| 文件頁數(shù)： | 26/58頁 |
| 文件大?。?/td> | 388K |
| 代理商： | Z86E43 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Z86E33/733/E34/E43/743/E44
CMOS Z8 OTP Microcontrollers
Zilog
26
P R E L I M I N A R Y
DS97Z8X1500
PIN FUNCTIONS
EPROM Programming Mode
D7-D0
Data Bus. The data can be read from or written to
external memory through the data bus.
V
CC
Power Supply. This pin must supply 5V during the
EPROM read mode and 6V during other modes.
/CE
Chip Enable (active Low). This pin is active during
EPROM Read Mode, Program Mode, and Program Verify
Mode.
/OE
Output Enable (active Low). This pin drives the direc-
tion of the Data Bus. When this pin is Low, the Data Bus is
output, when High, the Data Bus is input.
EPM
EPROM Program Mode. This pin controls the differ-
ent EPROM Program Mode by applying different voltages.
V
PP
Program Voltage. This pin supplies the program volt-
age.
/PGM
Program Mode (active Low). When this pin is Low,
the data is programmed to the EPROM through the Data
Bus.
CLR
Clear (active High). This pin resets the internal ad-
dress counter at the High Level.
CLK
Address Clock. This pin is a clock input. The internal
address counter increases by one for each clock cycle.
Application Precaution
The production test-mode environment may be enabled
accidentally during normal operation if excessive noise
surges above V
CC
occur on pins P31 and /RESET.
In addition, processor operation of Z8 OTP devices may be
affected by excessive noise surges on the V
PP
, EPM, /OE
pins while the microcontroller is in Standard Mode.
Recommendations for dampening voltage surges in both
test and OTP mode include the following:
I
Using a clamping diode to V
CC
I
Adding a capacitor to the affected pin
I
Enable EPROM/Test Mode Disable OTP option bit.
Standard Mode
XTAL
Crystal 1 (time-based input). This pin connects a
parallel-resonant crystal, ceramic resonator, LC, RC net-
work, or external single-phase clock to the on-chip oscilla-
tor input.
XTAL2
Crystal 2 (time-based output). This pin connects a
parallel-resonant crystal, ceramic resonator, LC, or RC
network to the on-chip oscillator output.
R//W
Read/Write (output, write Low). The R//W signal is
Low when the CCP is writing to the external program or
data memory (
Z86E43/743/E44 only
).
/RESET
Reset (input, active Low). Reset will initialize the
MCU. Reset is accomplished either through Power-On,
Watch-Dog Timer reset, STOP-Mode Recovery, or exter-
nal reset. During Power-On Reset and Watch-Dog Timer
Reset, the internally generated reset drives the reset pin
low for the POR time. Any devices driving the reset line
must be open-drain in order to avoid damage from a pos-
sible conflict during reset conditions. Pull-up is provided in-
ternally. After the POR time, /RESET is a Schmitt-trig-
gered input. (/Reset is available on Z86E43/743/E44 only.)
To avoid asynchronous and noisy reset problems, the
Z86E43/743/E44
is equipped with a reset filter of four exter-
nal clocks (4TpC). If the external reset signal is less than
4TpC in duration, no reset occurs. On the fifth clock after
the reset is detected, an internal RST signal is latched and
held for an internal register count of 18 external clocks, or
for the duration of the external reset, whichever is longer.
During the reset cycle, /DS is held active Low while /AS cy-
cles at a rate of TpC/2. Program execution begins at loca-
tion 000CH, 5-10 TpC cycles after /RESET is released. For
Power-On Reset, the reset output time is 5 ms. The
Z86E43/743/E44
does not reset WDTMR, SMR, P2M, and
P3M registers on a STOP-Mode Recovery operation.
/ROMless
(input, active Low). This pin, when connected to
GND, disables the internal ROM and forces the device to
function as a Z86C90/C89 ROMless Z8. (Note that, when
left unconnected or pulled High to V
CC
, the device func-
tions normally as a Z8 ROM version).
Note:
When using in ROM Mode in High EMI (noisy) envi-
ronment, the ROMless pins should be connected directly
to V
CC
.
/DS
(output, active Low). Data Strobe is activated once for
each external memory transfer. For a READ operation,
data must be available prior to the trailing edge of /DS. For
WRITE operations, the falling edge of /DS indicates that
output data is valid.
/AS
(output, active Low). Address Strobe is pulsed once at
the beginning of each machine cycle for external memory
transfer. Address output is from Port 0/Port 1 for all exter-
nal programs. Memory address transfers are valid at the
trailing edge of /AS. Under program control, /AS is placed
in the high-impedance state along with Ports 0 and 1, Data
Strobe, and Read/Write.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z86E44 | CMOS Z8 OTP Microcontroller(CMOS Z8系列一次可編程微控制器) |
| Z86C0208PEC | LOW-COST, 512-BYTE ROM MICROCONTROLLERS |
| Z86L02 | LOW-COST, 512-BYTE ROM MICROCONTROLLERS |
| Z86L0208PEC | LOW-COST, 512-BYTE ROM MICROCONTROLLERS |
| Z86L0208PSC | LOW-COST, 512-BYTE ROM MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z86E4312ASG | 功能描述:8位微控制器 -MCU Z8 4K OTP 12 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| Z86E4312FSC | 功能描述:8位微控制器 -MCU Z8 4K OTP 12MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| Z86E4312FSC00TR | 功能描述:IC Z8 MCU OTP 4K 44PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:Z8® 產(chǎn)品培訓(xùn)模塊:The Ultra-Low Power MSP430 MSP430 Overview MSP430 Design Tools MSP430 Peripherals MSP430x2xx/4xx and Wireless Overview Portable Medical Solutions with MSP430 MSP430 for Utility Metering Solutions MSP430: How to JTAG MSP430, How To Use the Clock System Grace Software Graphical User Interface MCU Overview Driver Library MSP430Ware Overview 標(biāo)準(zhǔn)包裝:1 系列:MSP430x4xx 核心處理器:RISC 芯體尺寸:16-位 速度:8MHz 連通性:SPI，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，LCD，POR，PWM，WDT 輸入/輸出數(shù):48 程序存儲器容量:32KB（32K x 8 + 256B） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 包裝:Digi-Reel® 其它名稱:296-26232-6 |
| Z86E4312FSCR5466 | 制造商:Zilog Inc 功能描述: |
| Z86E4312FSG | 功能描述:8位微控制器 -MCU Z8 4K OTP 12MHz RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。