- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373771 > Z8S18020VSC (ZILOG INC) 8 PIN,STRAIGHTTHRU FUTUREBUS POWER PDF資料下載
參數(shù)資料
| 型號： | Z8S18020VSC |
| 廠商： | ZILOG INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8 PIN,STRAIGHTTHRU FUTUREBUS POWER |
| 中文描述： | 8-BIT, MICROPROCESSOR, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 55/70頁 |
| 文件大小： | 387K |
| 代理商： | Z8S18020VSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
DS971800401
P R E L I M I N A R Y
1-55
1
DMA STATUS REGISTER (DSTAT)
DSTAT is used to enable and disable DMA transfer and
DMA termination interrupts. DSTAT also indicates DMA
transfer status, in other words, completed or in progress.
Mnemonic DSTAT
Address 30
DE1: DMA Enable Channel 1 (bit 7).
When DE1 = 1 and
DME = 1, channel 1 DMA is enabled. When a DMA trans-
fer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC.
When DE1 = 0 and the DMA interrupt is enabled (DIE1 =
1), a DMA interrupt request is made to the CPU.
To perform a software write to DE1, DWE1 should be writ-
ten with 0 during the same register write access. Writing
DE1 to 0 disables channel 1 DMA, but DMA is restartable.
Writing DE1 to 1 enables channel 1 DMA and automatical-
ly sets DME (DMA Main Enable) to 1. DE1 is cleared to 0
during RESET.
DE0: DMA Enable Channel 0 (bit 6).
When DE0 = 1 and
DME = 1, channel 0 DMA is enabled. When a DMA trans-
fer terminates (BCR0 = 0), DE0 is reset to 0 by the DMAC.
When DE0 = 0 and the DMA interrupt is enabled (DIE0 =
1), a DMA interrupt request is made to the CPU.
To perform a software write to DE0, DWE0 should be writ-
ten with 0 during the same register write access. Writing
DE0 to 0 disables channel 0 DMA. Writing DE0 to 1 en-
ables channel 0 DMA and automatically sets DME (DMA
Main Enable) to 1. DE0 is cleared to 0 during RESET.
DWE1: DE1 Bit Write Enable (bit 5).
When performing
any software write to DE1, DWE1 should be written with 0
during the same access. DWE1 always reads as 1.
DWE0: DE0 Bit Write Enable (bit 4).
When performing
any software write to DE0, DWE0 should be written with 0
during the same access. DWE0 always reads as 1.
DIE1: DMA Interrupt Enable Channel 1 (bit 3).
When
DIE0 is set to 1, the termination channel 1 DMA transfer
(indicated when DE1 = 0) causes a CPU interrupt request
to be generated. When DIE0 = 0, the channel 0 DMA ter-
mination interrupt is disabled. DIE0 is cleared to 0 during
RESET.
DIE0: DMA Interrupt Enable Channel 0 (bit 2).
When
DIE0 is set to 1, the termination channel 0 of DMA transfer
(indicated when DE0=0) causes a CPU interrupt request to
be generated. When DIE0=0, the channel 0 DMA termina-
tion interrupt is disabled. DIE0 is cleared to 0 during RE-
SET.
DME: DMA Main Enable (bit 0).
A DMA operation is only
enabled when its DE bit (DE0 for channel 0, DE1 for chan-
nel 1) and the DME bit is set to 1.
When NMI occurs, DME is reset to 0, thus disabling DMA
activity during the NMI interrupt service routine. To restart
DMA, DE- and/or DE1 should be written with 1 (even if the
contents are already 1). This automatically sets DME to 1,
allowing DMA operations to continue. Note that DME can-
not be directly written. It is cleared to 0 by NMI or indirectly
set to 1 by setting DE0 and/or DE1 to 1. DME is cleared to
0 during RESET.
Figure 72. DMA Status Register (DSTAT: I/O Address = 30H)
Bit
DE1
DE0
DWE1
7
6
5
4
3
2
1
0
R/W
R/W
W
DWE0
DIE1
DIE0
DME
W
R/W
R/W
R
相關PDF資料 |
PDF描述 |
|---|---|
| Z8S18033FEC | ENHANCED Z180 MICROPROCESSOR |
| Z8S18033FSC | CONN POWER HEADER 5ROW 10POS P-F |
| Z8S18033PEC | ENHANCED Z180 MICROPROCESSOR |
| Z8S18033PSC | ENHANCED Z180 MICROPROCESSOR |
| Z8S18033VEC | CONN HDR INVERSE 30POS 5ROW R/A |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| Z8S18020VSC00TR | 功能描述:IC Z180 MPU 68PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z180 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| Z8S18020VSC1960 | 功能描述:微處理器 - MPU 20MHz STATIC Z180 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| Z8S18020VSC1960TR | 功能描述:IC Z180 MPU 68PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z180 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤 |
| Z8S18020VSG | 功能描述:微處理器 - MPU 20MHz STATIC Z180 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| Z8S18020VSG00TR | 制造商:Zilog Inc 功能描述:Z8S180 Series 20 MHz 5 V Surface Mount Enhanced Z180 Microprocessor - PLCC-68 |
發(fā)布緊急采購，3分鐘左右您將得到回復。