- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373771 > Z8S18033FSC (ZILOG INC) CONN POWER HEADER 5ROW 10POS P-F PDF資料下載
參數(shù)資料
| 型號： | Z8S18033FSC |
| 廠商： | ZILOG INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CONN POWER HEADER 5ROW 10POS P-F |
| 中文描述： | 8-BIT, MICROPROCESSOR, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁數(shù)： | 10/70頁 |
| 文件大小： | 387K |
| 代理商： | Z8S18033FSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
1-10
P R E L I M I N A R Y
DS971800401
PIN DESCRIPTIONS
A19 form a 20-bit address bus. The Address Bus provides
the address for memory data bus exchanges, up to 1 MB,
and I/O data bus exchanges, up to 64K. The address bus
enters a high-impedance state during reset and external
bus acknowledge cycles. Address line A18 is multiplexed
with the output of PRT channel 1 (T
dress output on reset) and address line A19 is not avail-
able in DIP versions of the Z80180.
Address Bus (Output, active High, tri-state). A0-
OUT
, selected as ad-
BUSACK.
/BUSACK indicated the requesting device, the MPU ad-
dress and data bus, and some control signals, have en-
tered their high-impedance state.
Bus Acknowledge (Output, active Low).
/BUSREQ.
used by external devices (such as DMA controllers) to re-
quest access to the system bus. This request has a higher
priority than /NMI and is always recognized at the end of
the current machine cycle. This signal will stop the CPU
from executing further instructions and places address and
data buses, and other control signals, into the high-imped-
ance state.
Bus Request (Input, active Low). This input is
CKA0, CKA1.
active High). When in output mode, these pins are the
transmit and receive clock outputs from the ASCI baud
rate generators. When in input mode, these pins serve as
the external clock inputs for the ASCI baud rate genera-
tors. CKA0 is multiplexed with /DREQ0, and CKA1 is mul-
tiplexed with /TEND0.
Asynchronous Clock 0 and 1 (Bidirectional,
CKS.
clock for the CSIO channel.
Serial Clock (Bidirectional, active High). This line is
PHI CLOCK.
put is used as a reference clock for the MPU and the ex-
ternal system. The frequency of this output is equal to one-
half that of the crystal or input clock frequency.
System Clock (Output, active High). The out-
/CTS0 - /CTS1.
These lines are modem control signals for the ASCI chan-
nels. /CTS1 is multiplexed with RXS.
Clear to send 0 and 1 (Inputs, active Low).
D0 - D7.
Data Bus = (Bidirectional, active High, tri-state).
D0 - D7 constitute an 8-bit bi-directional data bus, used for
the transfer of information to and from I/O and memory de-
vices. The data bus enters the high-impedance state dur-
ing reset and external bus acknowledge cycles.
DCD0.
Data Carrier Detect 0 (Input, active Low). This is a
programmable modem control signal for ASCI channel 0.
/DREQ0, /DREQ1.
DMA Request 0 and 1 (Input, active
Low). /DREQ is used to request a DMA transfer from one
of the on-chip DMA channels. The DMA channels monitor
these inputs to determine when an external device is ready
for a read or write operation. These inputs can be pro-
grammed to be either level or edge sensed. /DREQ0 is
multiplexed with CKA0.
E.
Enable Clock (Output, active High). Synchronous ma-
chine cycle clock output during bus transactions.
EXTAL.
External Clock Crystal (Input, active High). Crys-
tal oscillator connections. An external clock can be input to
the Z80180/Z8S180/Z8L180 on this pin when a crystal is
not used. This input is Schmitt triggered.
/HALT.
Halt/SLEEP (Output, active Low). This output is
asserted after the CPU has executed either the HALT or
SLP instruction, and is waiting for either non-maskable or
maskable interrupt before operation can resume. It is also
used with the /M1 and ST signals to decode status of the
CPU machine cycle.
/INT0.
Maskable Interrupt Request 0 (Input, active Low).
This signal is generated by external I/O devices. The CPU
will honor these requests at the end of the current instruc-
tion cycle as long as the /NMI and /BUSREQ signals are
inactive. The CPU acknowledges this interrupt request
with an interrupt acknowledge cycle. During this cycle,
both the /M1 and /IORQ signals will become active.
/INT1, /INT2.
Maskable Interrupt Request 1 and 2 (Inputs,
active Low). This signal is generated by external I/O devic-
es. The CPU will honor these requests at the end of the
current instruction cycle as long as the /NMI, /BUSREQ,
and /INT0 signals are inactive. The CPU will acknowledge
these requests with an interrupt acknowledge cycle. Unlike
the acknowledgment for /INT0, during this cycle neither
the /M1 or /IORQ signals will become active.
/IORQ.
IO Request (Output, active Low, tri-state). /ORQ
indicates that the address bus contains a valid I/O address
for an I/O read or I/O write operation. /IORQ is also gener-
ated, along with /M1, during the acknowledgment of the
/INT0 input signal to indicate that an interrupt response
vector can be place onto the data bus. This signal is anal-
ogous to the /IOE signal of the Z64180.
/M1.
Machine Cycle 1 (Output, active Low). Together with
/MREQ, /M1 indicates that the current cycle is the Opcode
fetch cycle of and instruction execution. Together with
/IORQ, /M1 indicates that the current cycle is for an inter-
rupt acknowledge. It is also used with the /HALT and ST
signal to decode status of the CPU machine cycle. This
signal is analogous to the /LIR signal of the Z64180.
/MREQ.
Memory Request (Output, active Low, tri-state).
/MREQ indicates that the address bus holds a valid ad-
dress for a memory read or memory write operation. This
signal is analogous to the /ME signal of Z64180.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z8S18033PEC | ENHANCED Z180 MICROPROCESSOR |
| Z8S18033PSC | ENHANCED Z180 MICROPROCESSOR |
| Z8S18033VEC | CONN HDR INVERSE 30POS 5ROW R/A |
| Z8S18033VSC | CONN HDR INVERSE 120POS 5ROW R/A |
| Z8S180 | CAP 0.1UF 100V +80-20% Z5U AXIAL TR-14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8S18033FSC00TR | 功能描述:IC Z180 MPU 80QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z180 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤 |
| Z8S18033FSG | 功能描述:微處理器 - MPU 33MHz STATIC Z180 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| Z8S18033PEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18033PSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18033VEC | 功能描述:微處理器 - MPU 33MHz STATIC Z180 XT RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復。