- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373782 > ZL10100 (Zarlink Semiconductor Inc.) Power Quality Analyzer; Bandwidth Max:60Hz; Analyzer Features:6.50x18.00x14.00 inch; Spectrum Analyzer Type:Hand Held; Voltage Rating:600V RoHS Compliant: NA PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL10100 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Power Quality Analyzer; Bandwidth Max:60Hz; Analyzer Features:6.50x18.00x14.00 inch; Spectrum Analyzer Type:Hand Held; Voltage Rating:600V RoHS Compliant: NA |
| 中文描述： | 單芯片合成變頻器的中頻放大器 |
| 文件頁數(shù)： | 10/19頁 |
| 文件大?。?/td> | 414K |
| 代理商： | ZL10100 |
ZL10100
Data Sheet
10
Zarlink Semiconductor Inc.
Table 2 - Test Modes
* clocks need to be present on crystal and local oscillator to enable
charge pump test modes and to toggle status byte bit FL
Table 3 - Write Data Format (MSB is Transmitted First)
Table 4 - Read Data Format (MSB is Transmitted First)
A
MA1,MA0 :
2
14
-2
0
C1-C0
R4-R0
T2-T0
P0
POR
FL
X
:
Acknowledge bit
Variable address bits (see Table 5)
Programmable division ratio control bits
Charge pump current select (see Table 6)
Reference division ratio select (see Table 1)
Test mode control bits (see Table 2)
P0 port output state
Power on reset indicator
Phase lock flag
'Don't care'
:
:
:
:
:
:
:
:
Table 5 - Address Selection
# Programmed by connecting a 30 k
resistor between pin and Vcc
T2
0
0
T1
0
0
T0
0
1
Test Mode Description
Normal operation
Charge pump sink*
Status byte FL set to logic ’0’
Charge pump source*
Status byte FL set to logic ’0’
Charge pump disabled*
Status byte FL set to logic ’1’
Normal operation and Port P0 = Fpd/2
Charge pump sink*
Status byte FL set to logic ’0’
Port P0 = Fcomp
Charge pump source*
Status byte FL set to logic ’0’
Port P0 = Fcomp
Charge pump disabled*
Status byte FL set to logic ’1’
Port P0 = Fcomp
0
1
0
0
1
1
1
1
0
0
0
0
1
1
0
1
1
1
MSB
1
0
2
7
1
T2
LSB
0
2
8
2
0
R0
P0
Address
Programmable divider
Programmable divider
Control data
Control data
1
0
0
0
MA1
2
10
2
2
R2
X
MA0
2
9
2
1
R1
0
A
A
A
A
A
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
2
14
2
6
C1
T1
2
13
2
5
C0
T0
2
12
2
4
R4
X
2
11
2
3
R3
X
MSB
1
POR
LSB
1
0
Address
Status Byte
1
0
0
0
0
0
0
MA1
0
MA0
0
A
A
Byte 1
Byte 2
FL
MA1
0
0
1
1
MA0
0
1
0
1
Address Input Voltage Level
0-0.1 Vcc
Open circuit
0.4Vcc - 0.6 Vcc #
0.9 Vcc - Vcc
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL10210 | DVB-C Cable Channel Demodulator |
| ZL10310GAC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10311GAC | Digital Television DVB-T-On-a-Chip Processor |
| ZL10311 | Digital Television DVB-T-On-a-Chip Processor |
| ZL10310 | Power Quality Recorder; Bandwidth Max:60Hz; Kit Contents:CTs, Voltage Leads, Ground Probes and Leads, PC Software and Download Cable; Voltage Rating:600V RoHS Compliant: NA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL10100/DDE | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Single Chip Synthesized Downconverter with IF Amplifier |
| ZL10100/DDE1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Single Chip Synthesized Downconverter with IF Amplifier |
| ZL10100/DDF | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Single Chip Synthesized Downconverter with IF Amplifier |
| ZL10100/DDF1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Single Chip Synthesized Downconverter with IF Amplifier |
| ZL10100/LDF1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Single Chip Synthesized Downconverter with IF Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。