參數(shù)資料
型號: ZL38065
廠商: Zarlink Semiconductor Inc.
英文描述: 32 Channel Voice Echo Canceller
中文描述: 32頻道語音回聲消除器
文件頁數(shù): 17/48頁
文件大?。?/td> 658K
代理商: ZL38065
ZL38065
Data Sheet
17
Zarlink Semiconductor Inc.
In Extended Delay and in Back-to-Back configurations, MuteR and MuteS bits of Echo Canceller B must always be
“0”. Refer to Figure 4 and to Control Register 2 for bit description.
3.2 Bypass
The Bypass state directly transfers PCM codes from Rin to Rout and from Sin to Sout.
When Bypass state is
selected, the Adaptive Filter coefficients are reset to zero.
Bypass state must be selected for at least one frame
(125
μ
s) in order to properly clear the filter.
3.3 Disable Adaptation
When the Disable Adaptation state is selected, the Adaptive Filter coefficients are frozen at their current value. The
adaptation process is halted, however, the echo canceller continues to cancel echo.
3.4 Enable Adaptation
In Enable Adaptation state, the Adaptive Filter coefficients are continually updated. This allows the echo canceller
to model the echo return path characteristics in order to cancel echo. This is the normal operating state.
The echo canceller functions are selected in Control Register 1 and Control Register 2 through four control bits:
MuteS, MuteR, Bypass and AdaptDis. Refer to the Registers Description for details.
4.0 ZL38065 Throughput Delay
The throughput delay of the ZL38065 varies according to the device configuration. For all device configurations, Rin
to Rout has a delay of two frames and Sin to Sout has a delay of three frames. In Bypass state, the Rin to Rout and
Sin to Sout paths have a delay of two frames.
5.0 Serial PCM I/O channels
There are two sets of TDM I/O streams, each with channels numbered from 0 to 31. One set of input streams is for
Receive (Rin) channels, and the other set of input streams is for Send (Sin) channels. Likewise, one set of output
streams is for Rout PCM channels, and the other set is for Sout channels. See Figure 10 for channel allocation.
The arrangement and connection of PCM channels to each echo canceller is a 2 port I/O configuration for each set
of PCM Send and Receive channels, as illustrated in Figure 4.
5.1 Serial Data Interface Timing
The ZL38065 provides ST-BUS and GCI interface timing. The Serial Interface clock frequency, C4i, is 4.096 MHz.
The input and output data rate of the ST-BUS and GCI bus is 2.048 Mbps.
The 8 KHz input frame pulse can be in either ST-BUS or GCI format. The ZL38065 automatically detects the
presence of an input frame pulse and identifies it as either ST-BUS or GCI. In ST-BUS format, every second falling
edge of the C4i clock marks a bit boundary, and the data is clocked in on the rising edge of C4i, three quarters of
the way into the bit cell (See Figure 14). In GCI format, every second rising edge of the C4i clock marks the bit
boundary, and data is clocked in on the second falling edge of C4i, half the way into the bit cell (see Figure 15).
相關(guān)PDF資料
PDF描述
ZL38065GDG 32 Channel Voice Echo Canceller
ZL38065QCG 32 Channel Voice Echo Canceller
ZL38065QCG1 32 Channel Voice Echo Canceller
ZL40120 Low Power, Current Feedback Quad Operational Amplifier
ZL40120DCA Low Power, Current Feedback Quad Operational Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL38065_06 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32 Channel Voice Echo Canceller
ZL38065GD 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:32 Channel Voice Echo Canceller
ZL38065GDG 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 32CH G.164/G.165/G.168/G.711 W/ TONE DET - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 208LBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 208LBGA
ZL38065GDG2 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 32CH G.164/G.165/G.168/G.711 W/ TONE DET - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC VOICE ECHO CANCEL 208LBGA 制造商:Microsemi Corporation 功能描述:IC VOICE ECHO CANCEL 208LBGA
ZL38065QCG 制造商:Microsemi Corporation 功能描述:ECHO CANCELLER CHIP 32CH G.164/G.165/G.168/G.711 W/ TONE DET - Trays