- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373785 > ZL50018QCC (ZARLINK SEMICONDUCTOR INC) 2 K Digital Switch with Enhanced Stratum 3 DPLL PDF資料下載
參數(shù)資料
| 型號： | ZL50018QCC |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | 2 K Digital Switch with Enhanced Stratum 3 DPLL |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PQFP256 |
| 封裝： | 28 X 28 MM, 1.40 MM HEIGHT, MS-026BJC, LQFP-256 |
| 文件頁數(shù)： | 46/136頁 |
| 文件大?。?/td> | 1448K |
| 代理商： | ZL50018QCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
ZL50018
Data Sheet
46
Zarlink Semiconductor Inc.
15.7 Multiple Period Reference Monitoring
To monitor reference failure based on frequency offset, multi period checking is performed. Reference validation
time is prescribed by Telcordia GR-1244-CORE and is between 10 and 30 seconds. To meet the criteria for
reference validation time, the time base for multi period monitoring has to be big enough and is programmable. To
implement hysteresis, the upper limits are split into near upper and far upper limits and the lower limits are split into
near lower and far lower limits. The reference failure is detectable only when the reference passes far limits, but
passing is not detected until the reference is within near limits. The zone between near and far limits, called the
“grey zone”, is required by standards and prevents unnecessary reference switching when the selected reference is
close to the boundary of failure.
The monitor makes a decision about reference validity after two consecutive measurements with respect to its time
base. The time base for multi-period monitoring, by default, is 10 seconds. The time base is defined in the number
of reference clock cycles and is programmable.
Assuming that the evaluation time is chosen to be the same regardless of reference frequency (10 seconds), the
parameters that allow hysteresis functionality also have the same values, regardless of the reference frequency.
These parameters (near lower, far lower, near upper and far upper limits) are programmable.
Registers containing the multi period count are: Reference Multi-Period Counter Registers: R0MPCRL, R0MPCRU,
R1MPCRL, R1MPCRU, R2MPCRL, R2MPCRU, R3MPCRL and R3MPCRU.
For the measurement length of multiple clock periods, the period count is set by the Reference Multi-Period Count
Registers - Lower 16 Bits: R0MPCRL, R1MPCRL, R2MPCRL and R3MPCRL and the Reference Multi-Period
Count Registers - Upper 16 Bits: R0MPCRU, R1MPCRU, R2MPCRU, and R3MPCRU.
The near upper measurement limits are set by the Multi-Period Near Upper Limit Registers, MPNULRL and
MPNULRU.
The far upper measurement limits are set by the Multi-Period Far Upper Limit Registers, MPFULRL and
MPFULRU.
The near lower measurement limits are set by the Multi-Period Near Lower Limit Registers, MPNLLRL and
MPNLLRU.
The far lower measurement limits are set by the Multi-Period Far Lower Limit Registers, MPFLLRL and MPFLLRU.
The registers’ default values upon the device reset comply to Stratum 3 when reference frequencies are 8 kHz. If
MRLE (bit 2) of the DPLL Control Register (DPLLCR) is not set, all above mentioned registers for limits and counter
values will be ignored and the Stratum 3 default values will be used. The values that comply to Stratum 3 for each
Reference
Frequency
Upper Limit (in
10 ns units)
Lower Limit (in
10 ns units)
Comment
8 kHz
‘h2E4A
‘h335C
6.4 us (10 UIp-p of 1.544 MHz)
1.544 MHz
‘h002B
‘h0055
0.3 UIp-p
2.048 MHz
‘h0025
‘h003B
0.2 UIp-p
4.096 MHz
‘h0011
‘h001E
0.2 UIp-p
8.192 MHz
‘h0007
‘h000F
0.2 UIp-p
16.384 MHz
‘h0002
‘h0008
0.2 UIp-p
19.44 MHz
‘h0002
‘h0007
0.2 UIp-p
Table 12 - Default Values for Single Period Limits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL50019 | Enhanced 2 K Digital Switch with Stratum 4E DPLL |
| ZL50019GAC | Enhanced 2 K Digital Switch with Stratum 4E DPLL |
| ZL50019QCC | Enhanced 2 K Digital Switch with Stratum 4E DPLL |
| ZL50022 | Enhanced 4 K Digital Switch with Stratum 4E DPLL |
| ZL50022GAC | Enhanced 4 K Digital Switch with Stratum 4E DPLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL50018QCG1 | 制造商:Microsemi Corporation 功能描述:PB FREE 2K+ RATE CONVERSION AND S3 DPLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256LQFP |
| ZL50019 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 2 K Digital Switch with Stratum 4E DPLL |
| ZL50019_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Enhanced 2 K Digital Switch with Stratum 4E DPLL |
| ZL50019GAC | 制造商:Microsemi Corporation 功能描述:2K WITH RATE CONVERSION AND S4 - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA |
| ZL50019GAG2 | 制造商:Microsemi Corporation 功能描述:PB FREE 2K WITH RATE CONVERSION+S4E DPLL 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 2K X 2K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 2K-CH ENH 256PBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。