
22
μ
PD30100
Figure 3-14. Details of xkphys Area
3.7.2 Address conversion
Conversion from virtual addresses to physical addresses is performed per page by the built-in TLB
(Translation Lookaside Buffer). The TLB, which is based on a full-associative configuration, has 64 entries on
the virtual address side and 32 entries on the physical address side. The page size can be varied between
4 KB and 16 MB.
In case no TLB entry is hit, a TLB mismatch exception occurs in 32-bit mode; and an XTLB mismatch
exception in 64-bit mode. Use software to reshuffle the TLB contents.
The address conversion is shown below diagramatically.
Address error
With 4G bytes
w/o TLB mapping
cache used
With 4G bytes
w/o TLB mapping
cache disabled
Address error
With 4G bytes
w/o TLB mapping
cache used
Address error
With 4G bytes
w/o TLB mapping
cache used
Address error
With 4G bytes
w/o TLB mapping
cache used
Address error
With 4G bytes
w/o TLB mapping
cache used
Address error
Address error
With 4G bytes
w/o TLB mapping
cache used
Address error
With 4G bytes
w/o TLB mapping
cache used
0xBFFF
0xB800
0xB800
0xB800
0xB7FF
0xB000
0xB000
0xB000
0xAFFF
0xA800
0xA800
0xA800
0xA7FF
0xA000
0xA000
0xA000
0x9FFF
0 x 9 8 0 0
0 x 9 8 0 0
0 x 9 8 0 0
0x97FF
0 x 9 0 0 0
0 x 9 0 0 0
0 x 9 0 0 0
0x8FFF
0 x 8 8 0 0
0 x 8 8 0 0
0 x 8 8 0 0
0x87FF
0 x 8 0 0 0
0 x 8 0 0 0
0 x 8 0 0 0
FFFF
0001
0000
0000
FFFF
0001
0000
0000
FFFF
0001
0000
0000
FFFF
0001
0000
0000
FFFF
0001
0000
0000
FFFF
0001
0000
0000
FFFF
0001
0000
0000
FFFF
0001
0000
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000
FFFF
0000