- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382784 > μPD703008 (NEC Corp.) 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | μPD703008 |
| 廠商： | NEC Corp. |
| 英文描述： | 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器) |
| 中文描述： | 16/32位RISC微控制器（16/32位的RISC微控制器） |
| 文件頁(yè)數(shù)： | 124/141頁(yè) |
| 文件大?。?/td> | 374K |
| 代理商： | ΜPD703008 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)當(dāng)前第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)
CHAPTER 8 PIPELINE
112
As described above, when an instruction placed immediately after a multiply instruction uses its execution result,
a data wait time occurs due to the interlock function, and the execution speed is lowered. This drop in execution speed
can be avoided by placing instructions that use the execution result of a multiply instruction at least 2 instructions
after the multiply instruction.
8.3.4 Referencing execution result of LDSR instruction for EIPC and FEPC
When using the LDSR instruction to set the data of the EIPC and FEPC system registers, and immediately after
referencing the same system registers with the STSR instruction, the use of the system registers for the STSR
instruction is delayed until the setting of the system registers with the LDSR instruction is completed (occurrence of
hazard).
The V850 family’s interlock function delays the ID stage of the STSR instruction immediately after.
As a result of the above, when using the execution result of the LDSR instruction for EIPC and FEPC for an STSR
instruction following immediately after, the number of execution clocks of the LDSR instruction becomes 3.
IL :
– :
Idle inserted for data wait by interlock function
Idle inserted for wait
Note
System register 0 used for the LDSR and STSR instructions designates EIPC.
As described above, when an STSR instruction is placed immediately after an LDSR instruction that uses the
operand EIPC or FEPC, and that STSR instruction uses the LDSR instruction execution result, the interlock function
causes a data wait time to occur, and the execution speed is lowered. This drop in execution speed can be avoided
by placing STSR instructions that reference the execution result of the preceding LDSR instruction at least 3
instructions after the LDSR instruction.
8.3.5 Cautions when creating programs
When creating programs, pipeline disorder can be avoided and instruction execution speed can be raised by
observing the following cautions.
Place instructions that use the execution result of load instructions (LD, SLD) at least 2 instructions after the
load instruction.
Place instructions that use the execution result of multiply instructions (MULH, MULHI) at least 2 instructions
after the multiply instruction.
If using the STSR instruction to read the setting results written to the EIPC or FEPC registers with the LDSR
instruction, place the STSR instruction at least 3 instructions after the LDSR instruction.
For the first branch destination instruction, use a 2-byte instruction, or a 4-byte instruction placed at the word
boundary.
IF
ID
IF
EX
IL
IF
MEM
IL
–
EX
ID
IF
LDSR instruction
(LDSR R6, 0)
Note
STSR instruction
(STSR 0, R7)
Note
Next instruction
Next to next instruction
MEM
EX
ID
–
MEM
EX
MEM
WB
WB
WB
WB
ID
1
2
3
4
5
6
7
8
9
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| μPD703008Y | 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器) |
| μPD70F3008 | 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器) |
| μPD70F3008Y | 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器) |
| μPD70F3015GC-17-8ED | 32 Bit RISC Microcontrollers(32位RISC微控制器) |
| μPD70F3015YGC-17-8ED | 32 Bit RISC Microcontrollers(32位RISC微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PD7035 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FOR OPTICAL COMMUNICATION |
| PD7087 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
| PD7088 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
| PD708C7 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
| PD708C8 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:InGaAs PIN PHOTO DIODES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。