CHAPTER 18 STANDBY FUNCTION
323
18.2 Standby Function Operations
18.2.1 HALT mode
(1) HALT mode set and operating status
The HALT mode is set by executing the HALT instruction. It can be set with the main system clock or the
subsystem clock.
The operating status in the HALT mode is described below.
Table 18-1. HALT Mode Operating Status
HALT mode
Setting
When HALT Instruction is Executed During
Main System Clock Oscillation
When HALT Instruction is Executed During
Subsystem Clock Oscillation
Without Subsystem
Clock
Note 1
With Subsystem
Clock
Note 2
When Main System
Clock Oscillation
Continues
When Main System
Clock Oscillation Stops
Item
Clock generator
Both main system clock and subsystem clock can be oscillated. Clock supply to the CPU stops.
CPU
Operation stop.
Port (output latch)
Status before HALT instruction execution is held.
16-bit timer/event counter
Operation enabled.
Operation stop.
8-bit timer/event counter
Operation enabled
when TI1 and TI2 are
selected for the count
clock.
Watchdog timer
Operation stop.
A/D converter
Operation stop.
Watch timer
Operation enabled
when f
X
/2
8
is
selected for the
count clock.
Operation enabled.
Operation enabled
when f
XT
is selected for
the count clock.
6-bit up/down counter
Operation enabled.
FIP controller/driver
Operation disabled.
Serial
interface
Other than
automatic
transmit/
receive
function
Operation enabled.
Operation enabled
when external SCK is
selected.
Automatic
transmit/
receive
function
Operation stop.
External
interrupt
INTP0
Operation enabled when the clock (f
X
/2
6
and f
X
/2
7
) for the peripheral
hardware are selected as sampling clock.
Operation stop.
INTP1 to
INTP3
Operation enabled.
Notes 1.
Including the case where an external clock is not supplied as the subsystem clock
2.
Including the case where an external clock is supplied as the subsystem clock