CHAPTER 3 CPU ARCHITECTURE
39
3.2 Processor Registers
The
μ
PD78044F Subseries units incorporate the following processor registers.
3.2.1 Control registers
The control registers control the program sequence, statuses and stack memory. A program counter (PC), a
program status word (PSW) and a stack pointer (SP) are control registers.
(1) Program counter (PC)
The program counter is a 16-bit register which holds the address information of the next program to be executed.
In normal operation, the PC is automatically incremented according to the number of bytes of the instruction
to be fetched. When a branch instruction is executed, immediate data and register contents are set.
RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.
Figure 3-11. Program Counter Configuration
(2) Program status word (PSW)
The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution.
Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW
instruction execution and are automatically reset upon execution of the RETB, RETI and POP PSW instructions.
RESET input sets the PSW to 02H.
Figure 3-12. Program Status Word Configuration
7
0
IE
Z
RBS1
AC
RBS0
0
ISP
CY
PSW
(a) Interrupt enable flag (IE)
This flag controls interrupt request acknowledge operations of CPU.
All interrupts, except the non-maskable interrupt, are disabled (DI status) when IE = 0.
The interrupts are enabled when IE = 1. At this time, acknowledging an interrupt request is controlled with
an inservice priority flag (ISP), an interrupt mask flag for various interrupt sources and a priority
specification flag.
The IE is reset (to 0) upon DI instruction execution or interrupt request acknowledgment and is set (to 1)
upon EI instruction execution.
(b) Zero flag (Z)
When the operation result is zero, this flag is set (to 1). It is reset (to 0) in all other cases.
(c) Register bank select flags (RBS0 and RBS1)
These are 2-bit flags to select one of the four register banks.
In these flags, the 2-bit information which indicates the register bank selected by SEL RBn instruction
execution is stored.
15
0
PC15
PC14
PC13
PC12
PC11
PC10
PC9
PC8
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
PC