27
LIST OF FIGURES (7/9)
Figure No.
Title
Page
19-21
19-22
Operation Timings when Using Busy & Strobe Control Option (BUSY0 = 0) ......................... 452
Operation Timing of the Bit Slippage Detection Function through the Busy Signal
(BUSY0 = 1)................................................................................................................................ 453
Automatic Data Transmit/Receive Interval ................................................................................ 454
Operation Timing with Automatic Data Transmit/Receive Function Performed
by Internal Clock ......................................................................................................................... 455
19-23
19-24
20-1
20-2
20-3
20-4
20-5
20-6
20-7
20-8
Serial Interface Channel 2 Block Diagram ................................................................................ 458
Baud Rate Generator Block Diagram ........................................................................................ 459
Serial Operating Mode Register 2 Format ................................................................................ 461
Asynchronous Serial Interface Mode Register Format ............................................................. 462
Asynchronous Serial Interface Status Register Format............................................................ 464
Baud Rate Generator Control Register Format ........................................................................ 465
Asynchronous Serial Interface Transmit/Receive Data Format ............................................... 478
Asynchronous Serial Interface Transmission Completion Interrupt Request Generation
Timing .......................................................................................................................................... 480
Asynchronous Serial Interface Reception Completion Interrupt Request Generation
Timing .......................................................................................................................................... 481
Receive Error Timing .................................................................................................................. 482
State of Receive Buffer Register (RXB) When Receive Operation is Stopped and
Whether Interrupt Request (INTSR) is Generated or Not ........................................................ 483
3-Wire Serial I/O Mode Timing .................................................................................................. 489
Circuit of Switching in Transfer Bit Order.................................................................................. 490
Receive Completion Interrupt Request Generation Timing (ISRM = 1) .................................. 491
Period that Reading Receive Buffer Register is Prohibited ..................................................... 492
20-9
20-10
20-11
20-12
20-13
20-14
20-15
21-1
21-2
21-3
21-4
21-5
Real-time Output Port Block Diagram ....................................................................................... 495
Real-time Output Buffer Register Configuration ....................................................................... 496
Port Mode Register 12 Format................................................................................................... 497
Real-time Output Port Mode Register Format .......................................................................... 497
Real-time Output Port Control Register Format........................................................................ 498
22-1
22-2
22-3
22-4
22-5
22-6
22-7
22-8
22-9
22-10
22-11
22-12
Basic Configuration of Interrupt Function .................................................................................. 502
Interrupt Request Flag Register Format .................................................................................... 505
Interrupt Mask Flag Register Format......................................................................................... 506
Priority Specify Flag Register Format........................................................................................ 507
External Interrupt Mode Register 0 Format............................................................................... 508
External Interrupt Mode Register 1 Format............................................................................... 509
Sampling Clock Select Register Format.................................................................................... 510
Noise Eliminator Input/Output Timing (during Rising Edge Detection).................................... 511
Program Status Word Format .................................................................................................... 512
Flowchart from Non-Maskable Interrupt Generation to Acknowledge ..................................... 514
Non-Maskable Interrupt Request Acknowledge Timing............................................................ 514
Non-Maskable Interrupt Request Acknowledge Operation....................................................... 515