– viii –
FIGURE (3/4)
Fig. No.
Title
Page
11-6
11-7
11-8
11-9
11-10
11-11
Baud Rate Generator Control Register Format (2/2) .........................................................
Asynchronous Serial Interface Transmit/Receive Data Format..........................................
Asynchronous Serial Interface Transmission Completion Interrupt Request Timing..........
Asynchronous Serial Interface Reception Completion Interrupt Request Timing...............
Receive Error Timing ..........................................................................................................
State of the Receive Buffer Register (RXB) when Reception is Interrupted, and
Generation/Non Generation of an Interrupt Request (INTSR) ...........................................
3-Wire serial I/O Mode Timing ............................................................................................
Circuit of Switching in Transfer Bit Order ...........................................................................
145
157
159
160
161
162
168
169
11-12
11-13
12-1
12-1
12-2
12-3
12-4
12-5
12-6
12-7
12-8
12-9
12-10
12-11
12-12
12-13
12-14
12-14
12-15
Basic Configuration of Interrupt Function (1/2)...................................................................
Basic Configuration of Interrupt Function (2/2)...................................................................
Interrupt Request Flag Register Format .............................................................................
Interrupt Mask Flag Register Format..................................................................................
Priority Specify Flag Register Format.................................................................................
External Interrupt Mode Register 0 Format ........................................................................
External Interrupt Mode Register 1 Format ........................................................................
Program Status Word Configuration...................................................................................
Flowchart from Non-Maskable Interrupt Request Generation to Acknowledgment............
Non-Maskable Interrupt Request Acknowledge Timing......................................................
Non-Maskable Interrupt Request Acknowledge Operation ................................................
Interrupt Request Acknowledge Processing Algorithm.......................................................
Interrupt Request Acknowledge Timing (Minimum Time) ...................................................
Interrupt Request Acknowledge Timing (Maximum Time) ..................................................
Example of Multiple Interrupt (1/2) .....................................................................................
Example of Multiple Interrupt (2/2) .....................................................................................
Interrupt Request Hold .......................................................................................................
173
174
176
177
178
179
179
180
182
182
183
185
186
186
189
190
192
13-1
13-2
13-3
13-4
13-5
Oscillation Stabilization Time Select Register Format ........................................................
HALT Mode Clear upon Interrupt Generation .....................................................................
HALT Mode Release by RESET Input................................................................................
STOP Mode Release by Interrupt Generation....................................................................
Release by STOP Mode RESET Input ...............................................................................
194
196
197
199
200
14-1
14-2
14-3
14-4
Block Diagram of Reset Function .......................................................................................
Timing of Reset Input by RESET Input...............................................................................
Timing of Reset due to Watchdog Timer Overflow .............................................................
Timing of Reset Input in STOP Mode by RESET Input ......................................................
201
202
202
202
15-1
15-2
15-3
15-4
15-5
Memory Size Switching Register Format ...........................................................................
Page Program Mode Flowchart..........................................................................................
Page Program Mode Timing...............................................................................................
Byte Program Mode Flowchart ...........................................................................................
Byte Program Mode Timing ................................................................................................
206
209
210
211
212