m
PD78F0034Y
Preliminary Data Sheet
21
Capacitance (T
A
= 25°C, V
DD
= V
SS
= 0 V)
Parameter
Symbol
Test Conditions
MIN.
TYP.
MAX.
Unit
Input
capacitance
C
IN
f = 1 MHz
Unmeasured pins returned to 0 V.
15
pF
I/O
capacitance
C
IO
f = 1 MHz
Unmeasured pins
returned to 0 V.
P00 to P03, P20 to P25,
P34 to P36, P40 to P47,
P50 to P57, P64 to P67,
P70 to P75,
15
pF
P30 to P33
20
pF
Remark
Unless otherwise specified, the characteristics of the alternate function are the same as those of the
port-pin function.
Main System Clock Oscillator Characteristics (T
A
= –40 to 85°C, V
DD
= 2.7 to 5.5 V)
Recommended
Circuit
TYP.
MAX.
8.38
5.0
4
8.38
5.0
10
30
8.38
5.0
500
500
Unit
MHz
ms
MHz
ms
MHz
ns
Resonator
Ceramic
resonator
Crystal
resonator
External
clock
Parameter
Oscillation
frequency (f
X
)
Note 1
Oscillation
stabilization time
Note 2
Oscillation
frequency (f
X
)
Note 1
Oscillation
stabilization time
Note 2
X1 input
frequency (f
X
)
Note 1
X1 input
high-/low-level width
(t
XH
, t
XL
)
MIN.
1.0
1.0
1.0
1.0
1.0
50
85
Test Conditions
V
DD
= 4.5 to 5.5 V
After V
DD
reaches oscil-
lation voltage range MIN.
V
DD
= 4.5 to 5.5 V
V
DD
= 4.5 to 5.5 V
V
DD
= 4.5 to 5.5 V
V
DD
= 4.5 to 5.5 V
Notes 1.
Indicates only oscillator characteristics. Refer to
AC Characteristics
for instruction execution time.
2.
Time required to stabilize oscillation after reset or STOP mode release.
Cautions 1. When using the main system clock oscillator, wiring in the area enclosed with the broken
line in the above figures should be carried out as follows to avoid an adverse effect from
wiring capacitance.
Keep the wiring length as short as possible.
Do not cross the wiring with the other signal lines.
Do not route the wiring near a signal line through which a high fluctuating current flows.
Always keep the ground point of the oscillator to the same potential as V
SS1
.
Do not ground the capacitor to a ground pattern in which a high current flows.
Do not fetch signals from the oscillator.
2. When the main system clock is stopped and the system is operated by the subsystem
clock, switching back to the main system clock should be done after the oscillation
stabilization time has been secured by the program.
X2
V
PP
X1
C1
C2
X2
V
PP
X1
C1
C2
X2
X1
PD74HCU04
μ