
30
LIST OF FIGURES (6/8)
Figure No.
Title
Page
17-26.
17-27.
17-28.
17-29.
Slave Wait Release (Reception)....................................................................................................
SCK0/SCL/P27 Pin Configuration .................................................................................................
SCK0/SCL/P27 Pin Configuration .................................................................................................
Logic Circuit of SCL Signal............................................................................................................
387
390
390
391
18-1.
18-2.
18-3.
18-4.
18-5.
18-6.
18-7.
18-8.
18-9.
18-10.
18-11.
18-12.
18-13.
18-14.
18-15.
18-16.
18-17.
18-18.
18-19.
18-20.
18-21.
18-22.
Serial Interface Channel 1 Block Diagram ....................................................................................
Timer Clock Select Register 3 Format...........................................................................................
Serial Operation Mode Register 1 Format.....................................................................................
Automatic Data Transmit/Receive Control Register Format..........................................................
Automatic Data Transmit/Receive Interval Specify Register Format.............................................
3-Wire Serial I/O Mode Timings ....................................................................................................
Circuit of Switching in Transfer Bit Order ......................................................................................
Basic Transmission/Reception Mode Operation Timings ..............................................................
Basic Transmission/Reception Mode Flowchart............................................................................
Buffer RAM Operation in 6-Byte Transmission/Reception (in Basic Transmit/Receive Mode)......
Basic Transmission Mode Operation Timings ...............................................................................
Basic Transmission Mode Flowchart .............................................................................................
Buffer RAM Operation in 6-Byte Transmission (in Basic Transmit Mode) .....................................
Repeat Transmission Mode Operation Timing ..............................................................................
Repeat Transmission Mode Flowchart ..........................................................................................
Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmit Mode) ..................................
Automatic Transmission/Reception Suspension and Restart........................................................
System Configuration When the Busy Control Option is Used .....................................................
Operation Timings when Using Busy Control Option (BUSY0 = 0) ...............................................
Busy Signal and Wait Cancel (when BUSY0 = 0) .........................................................................
Operation Timings when Using Busy & Strobe Control Option (BUSY0 = 0) ................................
Operation Timing of the Bit Slippage Detection Function Through the Busy SIgnal
(when BUSY0 = 1).........................................................................................................................
Automatic Data Transmit/Receive Interval ....................................................................................
Operation Timing with Automatic Data Transmit/Receive Function Performed by
Internal Clock ................................................................................................................................
395
398
399
400
401
407
408
417
418
419
421
422
423
425
426
427
429
430
431
432
433
434
435
18-23.
18-24.
436
19-1.
19-2.
19-3.
19-4.
19-5.
19-6.
19-7.
19-8.
19-9.
19-10.
19-11.
Serial Interface Channel 2 Block Diagram ....................................................................................
Baud Rate Generator Block Diagram............................................................................................
Serial Operating Mode Register 2 Format.....................................................................................
Asynchronous Serial Interface Mode Register Format..................................................................
Asynchronous Serial Interface Status Register Format ................................................................
Baud Rate Generator Control Register Format.............................................................................
Asynchronous Serial Interface Transmit/Receive Data Format.....................................................
Asynchronous Serial Interface Transmission Completion Interrupt Request Generation Timing..
Asynchronous Serial Interface Reception Completion Interrupt Request Generation Timing.......
Receive Error Timing.....................................................................................................................
The State of Receive Buffer Register (RXB) and Whether the Receive Completion
Interrupt Request (INTSR) is Generated.......................................................................................
441
442
444
445
447
448
461
463
464
465
466