參數(shù)資料
型號(hào): 0W888-002-XTP
廠商: ON Semiconductor
文件頁(yè)數(shù): 8/30頁(yè)
文件大?。?/td> 0K
描述: DSP BELASIGNA 250 AUDIO 64LFBGA
標(biāo)準(zhǔn)包裝: 1,500
系列: BelaSigna® 250
類型: 音頻處理器
應(yīng)用: 便攜式設(shè)備
安裝類型: 表面貼裝
封裝/外殼: 64-LFBGA
供應(yīng)商設(shè)備封裝: 64-LFBGA(7x7)
包裝: 帶卷 (TR)
BELASIGNA 250
http://onsemi.com
16
Instruction
Description
MSET Reg, (Ri) [,SQ]
Multiplier load
MUL [Cond] [,A] [,P]
Update A and/or PH | PL with X*Y on
condition
NEG A [,Cond] [,DW]
Calculate negative value of A
on condition
NOP
No operation
OR A, Reg
OR register with AH to AH
OR A, (Rij)
OR memory with AH to AH
OR A, DRAM [,B]
OR (DRAM) with AH to AH
OR A, (Rij)p
OR program memory with AH to AH
OR A, Rc
OR Rc register with AH to AH
ORI A, IMM
OR IMM with AH to AH
ORSI A, SIMM
OR unsigned SIMM with AH to AH
POP Reg [,B]
Pop register from stack
POP Rc [,B]
Pop Rc register from stack
PUSH Reg [,B]
Push register on stack
PUSH Rc [,B]
Push Rc register on stack
PUSH IMM [,B]
Push IMM on stack
REP n
Repeat next instruction n+1 times
(9bit unsigned)
REP Reg
Repeat next instruction Reg+1 times
REP (Rij)
Repeat next instruction (Rij)+1 times
RES Reg, Bit
Clear bit in register
RES (Rij), Bit
Clear bit in memory
RET [B]
Return from subroutine
RND A
Round A with AL
SET Reg, Bit
Set bit in register
SET (Rij), Bit
Set bit in memory
SET_IE
Set interrupt enable flag
SHFT n
Shift A by ± n bits (6bit signed)
SHFT A [,Cond] [,INV]
Shift A by EXP bits on condition
SLEEP [IE]
Sleep
Instruction
Description
SUB A, Reg [,C]
Subtract register from A
SUB A, (Rij) [,C]
Subtract memory from A
SUB A, DRAM [,B]
Subtract (DRAM) from A
SUB A, (Rij)p [,C]
Subtract program memory from A
SUB A, Rc [,C]
Subtract Rc register from A
SUBI A, IMM [,C]
Subtract IMM from A
SUSI A, SIMM
Subtract signed SIMM from A
SWAP A [,Cond]
Swap AH, AL on condition
TGL Reg, Bit
Toggle bit in register
TGL (Rij), Bit
Toggle bit in memory
TST Reg, Bit
Test bit in register
TST (Rij), Bit
Test bit in memory
Table 8. NOTATION
Symbol
Meaning
A
Accumulator update
B
Memory bank selection (X or Y)
C
Carry bit
Cond
Condition in status register
DRAM
Low data (X or Y) memory address (8bits)
DW
Double word
IE
Interrupt enable flag
IMM
Immediate data (16bits)
INV
Inverse shift
P
PH | PL update
PRAM
Program memory address (16bits)
Rc
Rc register (R0..7, PCFG0..2, PCFG4..6, LC0/1)
Reg
Data register (AL, AH, X, Y, ST, PC, PL, PH,
EXT0, EXP, AE, EXT3..EXT7)
Ri / Rj / Rij
Pointer to X / Y / either data memory
SIMM
Short immediate data (10bits)
SQ
Square
相關(guān)PDF資料
PDF描述
3336-52 IC PLL INTEGER-N 3GHZ 48-QFN
5P49EE602NLGI IC CLOCK GENERATOR 24QFN
5P49EE801NDGI IC CLOCK GENERATOR 28QFN
74ABT16240ADGG,518 IC INVERTER QUAD 4-INPUT 48TSSOP
74ABT16244ADGG,518 IC BUFF DVR TRI-ST 16BIT 48TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
0W912 制造商:Intel 功能描述:MBRD, SUPERMANIII, DELL
0W9495 功能描述:電纜組件 DC POWER cbl RoHS:否 制造商:Molex 產(chǎn)品:Power Assemblies 類型:Cable Assembly 連接器端口 A:No Connector 連接器端口 A 管腳計(jì)數(shù):4 連接器端口 B:No Connector 連接器端口 B 管腳計(jì)數(shù): 型式:Male 線規(guī) - 美國(guó)線規(guī)(AWG):20, 28 長(zhǎng)度:0.305 m 顏色:Black, Red
0WCGA-002-XTP 制造商:AppliedMicro 功能描述:
0WCHY117 制造商:The Cherry Corporation 功能描述:
0WCHY403 制造商:The Cherry Corporation 功能描述: