參數(shù)資料
型號(hào): 16LF628A
廠商: Microchip Technology Inc.
元件分類: 8位微控制器
英文描述: FLASH-Based 8-Bit CMOS Microcontrollers
中文描述: 基于閃存的8位CMOS微控制器
文件頁數(shù): 24/168頁
文件大小: 3760K
代理商: 16LF628A
PIC16F627A/628A/648A
DS40044A-page 22
Preliminary
2002 Microchip Technology Inc.
4.2.2.1
STATUS Register
The STATUS register, shown in Register 4-1, contains
the arithmetic status of the ALU; the RESET status and
the bank select bits for data memory (SRAM).
The STATUS register can be the destination for any
instruction, like any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
device logic. Furthermore, the TO and PD bits are non-
writable. Therefore, the result of an instruction with the
STATUS register as destination may be different than
intended.
For example,
CLRF STATUS
will clear the upper-three
bits and set the Z bit. This leaves the status register
as
“000uu1uu”
(where
u
= unchanged).
It is recommended, therefore, that only
BCF, BSF,
SWAPF
and
MOVWF
instructions are used to alter the
STATUS register because these instructions do not
affect any STATUS bit. For other instructions, not
affecting any STATUS bits, see the “Instruction Set
Summary”.
REGISTER 4-1:
STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)
Note 1:
The C and DC bits operate as a Borrow
and Digit Borrow out bit, respectively, in
subtraction. See the
SUBLW
and
SUBWF
instructions for examples.
R/W-0
R/W-0
R/W-0
R-1
R-1
R/W-x
R/W-x
R/W-x
IRP
RP1
RP0
TO
PD
Z
DC
C
bit 7
bit 0
bit 7
IRP
: Register Bank Select bit (used for indirect addressing)
1
= Bank 2, 3 (100h - 1FFh)
0
= Bank 0, 1 (00h - FFh)
bit 6-5
RP1:RP0
: Register Bank Select bits (used for direct addressing)
00
= Bank 0 (00h - 7Fh)
01
= Bank 1 (80h - FFh)
10
= Bank 2 (100h - 17Fh)
11
= Bank 3 (180h - 1FFh)
bit 4
TO
: Time out bit
1
= After power-up,
CLRWDT
instruction, or
SLEEP
instruction
0
= A WDT time out occurred
bit 3
PD
: Power-down bit
1
= After power-up or by the
CLRWDT
instruction
0
= By execution of the
SLEEP
instruction
bit 2
Z
: Zero bit
1
= The result of an arithmetic or logic operation is zero
0
= The result of an arithmetic or logic operation is not zero
bit 1
DC
: Digit carry/borrow bit (
ADDWF
,
ADDLW,SUBLW,SUBWF
instructions) (for borrow the polarity
is reversed)
1
= A carry-out from the 4th low order bit of the result occurred
0
= No carry-out from the 4th low order bit of the result
bit 0
C
: Carry/borrow bit (
ADDWF
,
ADDLW,SUBLW,SUBWF
instructions)
1
= A carry-out from the Most Significant bit of the result occurred
0
= No carry-out from the Most Significant bit of the result occurred
Note:
For borrow, the polarity is reversed. A subtraction is executed by adding the two’s
complement of the second operand. For rotate (
RRF
,
RLF
) instructions, this bit is
loaded with either the high or low order bit of the source register.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown
相關(guān)PDF資料
PDF描述
16F628 CAT 5E CROSSOVER PATCH CORD CABLE BLUE 1 FT
16M0 PC SERIAL MODEM CBL 50 FT
16M0B APPLE IIC CABLE TO IWRTR MODEM
16M0BC KEYBD.EXT. MINI DIN 4 MM 6 FT
16M0BS KEYBD.EXT. MINI DIN 4 MM 10 FT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
16LH 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder, Conductive Plastic Element (REC)
16LH_08 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder
16LH4A152WE 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder
16LH4D152WE 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder
16LH4E152WE 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:Precision Linear Transducers, Designed for Mounting in Hydraulic or Pneumatic Cylinder