- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371362 > 2064VE (Lattice Semiconductor Corporation) 3.3V In-System Programmable High Density SuperFAST⑩ PLD PDF資料下載
參數(shù)資料
| 型號： | 2064VE |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | 3.3V In-System Programmable High Density SuperFAST⑩ PLD |
| 中文描述： | 3.3在系統(tǒng)可編程高密度PLD的超快⑩ |
| 文件頁數(shù)： | 6/15頁 |
| 文件大?。?/td> | 200K |
| 代理商： | 2064VE |
6
Specifications
ispLSI 2064VE
External Timing Parameters
Over Recommended Operating Conditions
t
pd1
t
pd2
f
max
f
max (Ext.)
f
max (Tog.)
t
su1
t
co1
t
h1
t
su2
t
co2
t
h2
t
r1
t
rw1
t
ptoeen
t
ptoedis
t
goeen
t
goedis
t
wh
t
wl
UNITS
-100
MIN.
—
—
100
TEST
COND.
1. Unless noted otherwise, all parameters use a GRP load of four, 20 PTXOR path, ORP and Y0 clock.
2. Standard 16-bit counter using GRP feedback.
3. Reference Switching Test Conditions section.
Table 2-0030B/2064VE
1
3
2
1
( )
MAX.
10.0
13.0
DESCRIPTION
#
PARAMETER
A
A
A
1
2
3
Data Propagation Delay, 4PT Bypass, ORP Bypass
Data Propagation Delay
Clock Frequency with Internal Feedback
ns
ns
MHz
—
—
—
—
A
—
4
5
6
7
8
Clock Frequency with External Feedback
Clock Frequency, Max. Toggle
GLB Reg. Setup Time before Clock, 4 PT Bypass
GLB Reg. Clock to Output Delay, ORP Bypass
GLB Reg. Hold Time after Clock, 4 PT Bypass
—
—
—
5.0
—
MHz
MHz
ns
ns
ns
—
0.0
—
A
—
A
—
B
C
B
C
9
GLB Reg. Setup Time before Clock
GLB Reg. Clock to Output Delay
GLB Reg. Hold Time after Clock
Ext. Reset Pin to Output Delay
Ext. Reset Pulse Duration
Input to Output Enable
Input to Output Disable
Global OE Output Enable
Global OE Output Disable
8.0
—
0.0
—
6.5
—
—
—
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
10
11
12
13
14
15
16
17
—
—
18
19
External Synchronous Clock Pulse Duration, High
External Synchronous Clock Pulse Duration, Low
5.0
5.0
—
—
ns
ns
77
100
6.5
—
6.0
—
13.5
—
15.0
15.0
9.0
9.0
-135
MIN. MAX.
—
—
135
7.5
10.0
—
—
—
—
4.0
—
—
0.0
6.0
—
0.0
—
5.0
—
—
—
—
3.5
3.5
—
—
100
143
5.0
—
5.0
—
10.0
—
12.0
12.0
7.0
7.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2064VL | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 2064 | QUAD 1.5 A DARLINGTON SWITCHES |
| 20695 | AMD-K6 Processor Multimedia Technology AMD-K6 Processor Data Sheet |
| 206966-1 | CONNECTORS CIRCULAR |
| 20702 | MARKERS WHITE PM41 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 2064VE-135LB100 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 2064VL | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:2.5V In-System Programmable SuperFAST⑩ High Density PLD |
| 2064W-BOX | 制造商:Cooper Wiring Devices 功能描述: |
| 2064WH | 制造商:Datak Corporation 功能描述: |
| 2064X | 制造商:Platt Luggage 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。