LTC2486
16
2486f
APPLICATIONS INFORMATION
SERIAL INTERFACE PINS
The LTC2486 transmits the conversion result, reads the
input configuration, and receives a start of conversion
command through a synchronous 3- or 4-wire interface.
During the conversion and sleep states, this interface can be
used to access the converter status. During the data output
state, it is used to read the conversion result, program the
input channel, rejection frequency, speed multiplier, select
the temperature sensor and set the gain.
Serial Clock Input/Output (SCK)
The serial clock pin (SCK) is used to synchronize the data
input/output transfer. Each bit is shifted out of the SDO
pin on the falling edge of SCK and data is shifted into the
SDI pin on the rising edge of SCK.
The serial clock pin (SCK) can be configured as either a
master (SCK is an output generated internally) or a slave
(SCK is an input and applied externally). Master mode
(Internal SCK) is selected by simply floating the SCK pin.
Slave mode (External SCK) is selected by driving SCK low
during power up and each falling edge of
C
S. Specific
details of these SCK modes are described in the Serial
Interface Timing Modes section.
Serial Data Output (SDO)
The serial data output pin (SDO) provides the result of the
last conversion as a serial bit stream (MSB first) during
the data output state. In addition, the SDO pin is used as
an end of conversion indicator during the conversion and
sleep states.
When
C
S is HIGH, the SDO driver is switched to a high
impedance state in order to share the data output line with
other devices. If
C
S is brought LOW during the conversion
phase, the
E
O
C bit (SDO pin) will be driven HIGH. Once the
conversion is complete, if
C
S is brought LOW,
E
O
C will be
driven LOW indicating the conversion is complete and the
result is ready to be shifted out of the device.
Chip Select (
C
S)
The active low
C
S pin is used to test the conversion status,
enable I/O data transfer, initiate a new conversion, control
the duration of the sleep state, and set the SCK mode.
At the conclusion of a conversion cycle, while
C
S is HIGH,
the device remains in a low power sleep state where the
supply current is reduced several orders of magnitude. In
order to exit the sleep state and enter the data output state,
C
S must be pulled low. Data is now shifted out the SDO pin
under control of the SCK pin as described previously.
A new conversion cycle is initiated either at the conclusion
of the data output cycle (all 24 data bits read) or by pulling
C
S HIGH any time between the first and 24th rising edges
of the serial clock (SCK). In this case, the data output is
aborted and a new conversion begins.
Serial Data Input (SDI)
The serial data input (SDI) is used to select the input
channel, rejection frequency, speed multiplier, gain, and to
access the integrated temperature sensor. Data is shifted
into the device during the data output/input state on the
rising edge of SCK while
C
S is low.
OUTPUT DATA FORMAT
The LTC2486 serial output stream is 24 bits long. The
first bit indicates the conversion status, the second bit is
always zero, and the third bit conveys sign information.
The next 17 bits are the conversion result, MSB first. The
remaining 4 bits are always LOW.
Bit 23 (first output bit) is the end of conversion (
E
O
C)
indicator. This bit is available on the SDO pin during the
conversion and sleep states whenever
C
S is LOW. This
bit is HIGH during the conversion cycle, goes LOW once
the conversion is complete, and is HIGH-Z when
C
S is
HIGH.
Bit 22 (second output bit) is a dummy bit (DMY) and is
always LOW.
Bit 21 (third output bit) is the conversion result sign
indicator (SIG). If the selected input (V
IN
= IN
+
– IN
–
) is
greater than or equal to 0V, this bit is HIGH. If V
IN
< 0,
this bit is LOW.
Bit 20 (fourth output bit) is the most significant bit (MSB)
of the result. This bit in conjunction with Bit 21 also pro-
vides underrange and overrange indication. If both Bit 21
and Bit 20 are HIGH, the differential input voltage is above