參數(shù)資料
型號(hào)： 24FC128
廠商： Microchip Technology Inc.
元件分類： EEPROM
英文描述： The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
中文描述： 該CAT24FC02是一個(gè)2 KB的EEPROM的國(guó)內(nèi)256個(gè)8位每字舉辦的串行CMOS
文件頁(yè)數(shù)： 8/26頁(yè)
文件大?。?/td> 450K
代理商： 24FC128
24AA128/24LC128/24FC128
DS21191M-page 8
2004 Microchip Technology Inc.
6.0
WRITE OPERATIONS
6.1
Byte Write
Following the Start condition from the master, the
control code (four bits), the Chip Select (three bits) and
the R/W bit (which is a logic low) are clocked onto the
bus by the master transmitter. This indicates to the
addressed slave receiver that the address high byte will
follow after it has generated an Acknowledge bit during
the ninth clock cycle. Therefore, the next byte
transmitted by the master is the high-order byte of the
word address and will be written into the address
pointer of the 24XX128. The next byte is the Least
Significant Address Byte. After receiving another
Acknowledge signal from the 24XX128, the master
device will transmit the data word to be written into the
addressed memory location. The 24XX128 acknowl-
edges again and the master generates a Stop
condition. This initiates the internal write cycle and
during this time, the 24XX128 will not generate
Acknowledge signals (Figure 6-1). If an attempt is
made to write to the array with the WP pin held high, the
device will acknowledge the command, but no write
cycle will occur, no data will be written, and the device
will immediately accept a new command. After a byte
Write command, the internal address counter will point
to the address location following the one that was just
written.
6.2
Page Write
The write control byte, word address, and the first data
byte are transmitted to the 24XX128 in much the same
way as in a byte write. The exception is that instead of
generating a Stop condition, the master transmits up to
63 additional bytes, which are temporarily stored in the
on-chip page buffer, and will be written into memory
once the master has transmitted a Stop condition.
Upon receipt of each word, the six lower address
pointer bits are internally incremented by ‘
1
’. If the
master should transmit more than 64 bytes prior to
generating the Stop condition, the address counter will
roll over and the previously received data will be over-
written. As with the byte write operation, once the Stop
condition is received, an internal write cycle will begin
(Figure 6-2). If an attempt is made to write to the array
with the WP pin held high, the device will acknowledge
the command, but no write cycle will occur, no data will
be written and the device will immediately accept a new
command.
6.3
Write-Protection
The WP pin allows the user to write-protect the entire
array (0000-3FFF) when the pin is tied to V
CC
. If tied to
V
SS
or left floating, the write protection is disabled. The
WP pin is sampled at the Stop bit for every Write
command (Figure 1-1). Toggling the WP pin after the
Stop bit will have no effect on the execution of the write
cycle.
FIGURE 6-1:
BYTE WRITE
FIGURE 6-2:
PAGE WRITE
S
T
A
R
T
Note:
Page write operations are limited to
writing bytes within a single physical
page,
regardless
of the number of
bytes actually being written. Physical
page boundaries start at addresses
that are integer multiples of the page
buffer size (or ‘page size’) and end at
addresses that are integer multiples of
[page size - 1]. If a Page Write
command attempts to write across a
physical page boundary, the result is
that the data wraps around to the
beginning of the current page (over-
writing data previously stored there),
instead of being written to the next
page, as might be expected. It is,
therefore, necessary for the applica-
tion software to prevent page write
operations that would attempt to cross
a page boundary.
X X
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
X = don’t care bit
S
T
A
R
T
Control
Byte
Address
High Byte
Address
Low Byte
Data
S
T
O
P
A
C
K
A
C
K
A
C
K
A
C
K
S 1 0 1 0
0
2A
1A
0
P
X X
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
Control
Byte
Address
High Byte
Address
Low Byte
Data Byte 0
S
T
O
P
P
A
C
K
A
C
K
A
C
K
A
C
K
Data Byte 63
A
C
K
X = don’t care bit
S 1 0 1 0
0
2A
1A
0
相關(guān)PDF資料
PDF描述
24FC256 24AA256/LC256/FC256 Datasheet
24FC32 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM
24FC32-IP 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM
24FC32-ISM 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM
24FC32-P 32K 5.0V 1 MHz I 2 C Smart Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
24FC128-E/CS15K 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2Ca?￠ CMOS Serial EEPROM
24FC128-E/MC 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2C CMOS Serial EEPROM
24FC128E/MF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EEPROM
24FC128-E/MF 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2C CMOS Serial EEPROM
24FC128-E/MNY 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:128K I2Ca?￠ CMOS Serial EEPROM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*