- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F016B3 (Intel Corp.) SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY PDF資料下載
參數(shù)資料
| 型號： | 28F016B3 |
| 廠商： | Intel Corp. |
| 英文描述： | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 中文描述： | 智能高級啟動3座4 - ，8 - ，16 - ，32 - Mbit閃存家庭 |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 304K |
| 代理商： | 28F016B3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
E
SMART 3 ADVANCED BOOT BLOCK
13
PRELIMINARY
3.1.1
READ
The flash memory has four read modes available:
read array, read identifier, read status and read
query. These modes are accessible independent of
the V
voltage. The appropriate Read Mode
command must be issued to the CUI to enter the
corresponding mode. Upon initial device power-up
or after exit from reset, the device automatically
defaults to read array mode.
CE# and OE# must be driven active to obtain data
at the outputs. CE# is the device selection control;
when active it enables the flash memory device.
OE# is the data output control and it drives the
selected memory data onto the I/O bus. For all read
modes, WE# and RP# must be at V
IH
. Figure 7
illustrates a read cycle.
3.1.2
OUTPUT DISABLE
With OE# at a logic-high level (V
), the device
outputs are disabled. Output pins are placed in a
high-mpedance state.
3.1.3
STANDBY
Deselecting the device by bringing CE# to a logic-
high level (V
) places the device in standby mode,
which
substantially
reduces
consumption without any latency for subsequent
read accesses. In standby, outputs are placed in a
high-impedance state independent of OE#. If
deselected during program or erase operation, the
device continues to consume active power until the
program or erase operation is complete.
device
power
3.1.4
DEEP POWER-DOWN / RESET
From read mode, RP# at V
IL
for time t
PLPH
deselects the memory, places output drivers in a
high-mpedance state, and turns off all internal
circuits. After return from reset, a time t
PHQV
is
required until the initial read access outputs are
valid. A delay (t
PHWL
or t
PHEL
) is required after
return from reset before a write can be initiated.
After this wake-up interval, normal operation is
restored. The CUI resets to read array mode, and
the status register is set to 80H. This case is shown
in Figure 9A.
If RP# is taken low for time t
PLPH
during a program
or erase operation, the operation will be aborted
and the memory contents at the aborted location
(for a program) or block (for an erase) are no longer
valid, since the data may be partially erased or
written. The abort process goes through the
following sequence: When RP# goes low, the
device shuts down the operation in progress, a
process which takes time t
PLRH
to complete. After
this time t
PLRH
, the part will either reset to read
array mode (if RP# has gone high during t
PLRH
,
Figure 9B) or enter reset mode (if RP# is still logic
low after t
PLRH
, Figure 9C). In both cases, after
returning from an aborted operation, the relevant
time t
PHQV
or t
PHWL
/t
PHEL
must be waited before a
read or write operation is initiated, as discussed in
the previous paragraph. However, in this case,
these delays are referenced to the end of t
PLRH
rather than when RP# goes high.
As with any automated device, it is important to
assert RP# during system reset. When the system
comes out of reset, processor expects to read from
the flash memory. Automated flash memories
provide status information when read during
program or block erase operations. If a CPU reset
occurs with no flash memory reset, proper CPU
initialization may not occur because the flash
memory may be providing status information
instead of array data. Intel’s Flash memories allow
proper CPU initialization following a system reset
through the use of the RP# input. In this application,
RP# is controlled by the same RESET# signal that
resets the system CPU.
3.1.5
WRITE
A write takes place when both CE# and WE# are
low and OE# is high. Commands are written to the
Command User Interface (CUI) using standard
microprocessor write timings to control flash
operations. The CUI does not occupy an
addressable memory location. The address and
data buses are latched on the rising edge of the
second WE# or CE# pulse, whichever occurs first.
Figure 8 illustrates a program and erase operation.
The available commands are shown in Table 6, and
Appendix A provides detailed information on
moving between the different modes of operation
using CUI commands.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F032B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F160B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F800B3 | SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY |
| 28F016SA16-MBIT | Evaluation Kit/Evaluation System for the MAX5954L/MAX5954A |
| 28F016SV | 16-MBIT (1 MBIT x 16, 2 MBIT x 8) FlashFile MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F016C3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3 VOLT ADVANCED+ BOOT BLOCK. 8-. 16-. 32-MBIT FLASH MEMORY FAMILY |
| 28F016S3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT |
| 28F016S5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4. 8. AND 16 MBIT |
| 28F016SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:28F016SA 16-MBIT (1 MBIT X 16, 2 MBIT X 8)FlashFile MEMORY |
| 28F016SA/DD28F032SA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:INFORMATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。