參數(shù)資料
型號(hào): 29F080-70
廠商: Macronix International Co., Ltd.
英文描述: 8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY
中文描述: 800萬(wàn)位[1024K × 8]的CMOS平等部門閃存
文件頁(yè)數(shù): 8/38頁(yè)
文件大?。?/td> 678K
代理商: 29F080-70
8
P/N:PM0579
REV. 1.6, NOV. 21, 2002
MX29F080
READ/RESET COMMAND
The read or reset operation is initiated by writing the
read/reset command sequence into the command reg-
ister. Microprocessor read cycles retrieve array data.
The device remains enabled for reads until the command
register contents are altered.
If program-fail or erase-fail happen, the write of F0H will
reset the device to abort the operation. A valid com-
mand must then be written to place the device in the
desired state.
SILICON-ID-READ COMMAND
Flash memories are intended for use in applications where
the local CPU alters memory contents. As such, manu-
facturer and device codes must be accessible while the
device resides in the target system. PROM program-
mers typically access signature codes by raising A9 to
a high voltage. However, multiplexing high voltage onto
address lines is not generally desired system design
practice.
The MX29F080 contains a Silicon-ID-Read operation to
supplement traditional PROM programming methodol-
ogy. The operation is initiated by writing the read silicon
ID command sequence into the command register. Fol-
lowing the command write, a read cycle with
A1=VIL,A0=VIL retrieves the manufacturer code of C2H.
A read cycle with A1=VIL, A0=VIH returns the device
code of D5H for MX29F080.
SET-UP AUTOMATIC CHIP/SECTOR ERASE
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command 80H. Two more "unlock" write cycles
are then followed by the chip erase command 10H.
The Automatic Chip Erase does not require the device
to be entirely pre-programmed prior to executing the Au-
tomatic Chip Erase. Upon executing the Automatic Chip
Erase, the device will automatically program and verify
the entire memory for an all-zero data pattern. When the
device is automatically verified to contain an all-zero
pattern, a self-timed chip erase and verify begin. The
erase and verify operations are completed when the data
on Q7 is "1" at which time the device returns to the Read
mode. The system is not required to provide any control
or timing during these operations.
When using the Automatic Chip Erase algorithm, note
that the erase automatically terminates when adequate
erase margin has been achieved for the memory array
(no erase verification command is required).
If the Erase operation was unsuccessful, the data on Q5
is "1" (see Table 4), indicating the erase operation ex-
ceed internal timing limit.
The automatic erase begins on the rising edge of the
last WE pulse in the command sequence and terminates
when the data on Q7 is "1" and the data on Q6 stops
toggling for two consecutive read cycles, at which time
the device returns to the Read mode.
Pins
A0
A1
Q7
Q6
Q5
Q4
Q3
Q2
Q1
Q0
Code (Hex)
Manufacture code
VIL
VIL
1
1
0
0
0
0
1
0
C2H
Device code for MX29F080
VIH
VIL
1
1
0
1
0
1
0
1
D5H
TABLE 3. EXPANDED SILICON ID CODE
相關(guān)PDF資料
PDF描述
29F080-90 8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY
29F1610 The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
29F1610A The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
29F1610A-10 The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
29F1610A-12 The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
29F080-90 制造商:MCNIX 制造商全稱:Macronix International 功能描述:8M-BIT [1024K x 8] CMOS EQUAL SECTOR FLASH MEMORY
29F080A-90PTN 制造商:Fairchild Semiconductor Corporation 功能描述:
29F080B90EC 制造商: 功能描述:
29F080B-90EC 制造商: 功能描述:
29F0818.1SR (900 PC REEL) 制造商:Laird Technologies Inc 功能描述:INVALID, - Tape and Reel