- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371439 > 29F1610A-10 (Macronix International Co., Ltd.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號： | 29F1610A-10 |
| 廠商： | Macronix International Co., Ltd. |
| 元件分類： | EEPROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個2 KB的EEPROM的國內(nèi)256個8位每字舉辦的串行CMOS |
| 文件頁數(shù)： | 13/39頁 |
| 文件大小： | 669K |
| 代理商： | 29F1610A-10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
13
P/N: PM0506
REV.1.7, JUN. 15, 2001
MX29F1610A
SECTOR UNPROTECT
It is also possible to unprotect the sector , same as the first
five write command cycles in activating sector protection
mode followed by the Unprotect Sector command - 40H,
the automatic Unprotect operation begins on the rising
edge of the last WE pulse in the command sequence and
terminates when the Status on DQ7 is '1' at which time the
device stays at the read status register mode.(Refer to
table 3,6 and Figure 11,12)
The users have to write Verify Sector Protect command
to verify protect status after executing Sector Unprotect.
The device remains enabled for read status register
mode until the CIR contents are altered by a valid
command sequence.
Either Protect or Unprotect sector mode is accomplished
by keeping WP high, i.e. protect-bit status can only be
changed with a valid command sequence and WP at high.
Protect-bit status will not be changed during chip/sector
erase operations. Only unprotected sectors can be
programmed or erased regardless of the WP pin.
HARDWARE SECTOR PROTECTION
The MX29F1610A features sector protection. This feature
will disable both program and erase operations. The sector
protection feature is enabled using system software by the
user(Refer to table 3). The device is shipped with all
sectors unprotected. Alternatively, MXIC may protect all
sectors in the factory prior to shipping the device.
SECTOR PROTECTION
To activate this mode, a six-bus cycle operation is
required. There are two 'unlock' write cycles. These are
followed by writing the 'set-up' command. Two more
'unlock' write cycles are then followed by the Lock Sector
command - 20H. Sector address is latched on the falling
edge of CE or WE of the sixth cycle of the command
sequence. The automatic Lock operation begins on the
rising edge of the last WE pulse in the command
sequence and terminates when the Status on DQ7 is '1'
at which time the device stays at the read status register
mode.
The users have to write Verify Sector Protect command
to verify protect status after executing Sector Protector.
The device remains enabled for read status register
mode until the CIR contents are altered by a valid
command sequence (Refer to table 3,6 and Figure 10,12
).
VERIFY SECTOR PROTECT
To verify the Protect status, operation is initiated by
writing Silicon ID read command into the command
register. Following the command write, a read cycle from
address XXX0H retrieves the Manufacturer code of C2H.
A read cycle from XXX1H returns the Device code FAH/
FBH. A read cycle from appropriate address returns
information as to which sectors are protected. To
terminate the operation, it is necessary to write the read/
reset command sequence into the CIR.
(Refer to table 3,4 and Figure 12)
A few retries are required if Protect status can not be
verified successfully after each operation.
DEEP POWER-DOWN MODE
The MXIC's16 Mbit flash family supports a typical ICC of
1uA in deep power-down mode. One of the target markets
for these devices is in protable equipment where the
power consumption of the machine is of prime
importance. When PWD is a logic low (GND
±
0.2V), all
circuits are turned off and the device typically draws 1uA
of ICC current.
During erase or program modes, PWD low will abort
either erase or program operation. The contents of the
memory are no longer valid as the data has been
corrupted by the PWD function.
PWD transitions to VIL or turning power off to the device
will clear the status register.
PWD pin is not provided in 44-pin SOP package.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29F1610A-12 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 29F1610A-90 | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 29F200C-55 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| 29F200C-70 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| 29F200C-90 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29F1610A-12 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| 29F1610A-90 | 制造商:MCNIX 制造商全稱:Macronix International 功能描述:16M-BIT [2M x8/1M x16] CMOS SINGLE VOLTAGE FLASH EEPROM |
| 29F200 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8 or 128Kb x16, Boot Block Single Supply Flash Memory |
| 29F200BB-70EI | 制造商:undefined 功能描述: |
| 29F200BT70SC | 制造商:undefined 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。