- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371439 > 29F1610A-90 (Macronix International Co., Ltd.) The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each PDF資料下載
參數(shù)資料
| 型號(hào)： | 29F1610A-90 |
| 廠商： | Macronix International Co., Ltd. |
| 元件分類： | EEPROM |
| 英文描述： | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| 中文描述： | 該CAT24FC02是一個(gè)2 KB的EEPROM的國內(nèi)256個(gè)8位每字舉辦的串行CMOS |
| 文件頁數(shù)： | 6/39頁 |
| 文件大?。?/td> | 669K |
| 代理商： | 29F1610A-90 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
6
P/N: PM0506
REV.1.7, JUN. 15, 2001
MX29F1610A
WRITE OPERATIONS
Commands are written to the COMMAND INTERFACE
REGISTER (CIR) using standard microprocessor write
timings. The CIR serves as the interface between the
microprocessor and the internal chip operation. The CIR
can decipher Read Array, Read Silicon ID, Erase and
Program command. In the event of a read command, the
CIR simply points the read path at either the array or the
silicon ID, depending on the specific read command
given. For a program or erase cycle, the CIR informs the
write state machine that a program or erase has been
requested. During a program cycle, the write state
machine will control the program sequences and the CIR
will only respond to status reads. During a sector/chip
erase cycle, the CIR will respond to status reads and
erase suspend. After the write state machine has
completed its task, it will allow the CIR to respond to its full
command set. The CIR stays at read status register
mode until the microprocessor issues another valid
command sequence.
Device operations are selected by writing commands into
the CIR. Table 3 below defines 16 Mbit flash family
command.
TABLE 3. COMMAND DEFINITIONS
Command
Sequence
Read/
Reset
Silicon
ID Read
Page/Byte
Program
Chip
Erase
Sector
Erase
Erase
Suspend Resume Status Reg. Status Reg.
Erase
Read
Clear
Bus Write
Cycles Req'd
4
4
4
6
6
1
1
4
3
First Bus
Write Cycle
Addr
Data
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
5555H
AAH
XXXX
B0H
XXXX
D0H
5555H
AAH
5555H
AAH
Second Bus
Write Cycle
Addr
Data
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
2AAAH
55H
Third Bus
Write Cycle
Addr
Data
5555H
F0H
5555H
90H
5555H
A0H
5555H
80H
5555H
80H
5555H
70H
5555H
50H
Fourth Bus
Read/Write Cycle Data
Addr
RA
RD
00H/01H
C2H/FAH
(FBH)
PA
PD
5555H
AAH
5555H
AAH
X
SRD
Fifth Bus
Write Cycle
Addr
Data
2AAAH
55H
2AAAH
55H
Sixth Bus
Write Cycle
Addr
Data
5555H
10H
SA
30H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29F200C-55 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| 29F200C-70 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| 29F200C-90 | 2M-BIT [256Kx8/128Kx16] CMOS FLASH MEMORY |
| 29F256 | 262,144-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORIES |
| 29F4000 | 4M-BIT [512Kx8/256Kx16] CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29F200 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2 Mbit 256Kb x8 or 128Kb x16, Boot Block Single Supply Flash Memory |
| 29F200BB-70EI | 制造商:undefined 功能描述: |
| 29F200BT70SC | 制造商:undefined 功能描述: |
| 29F200BT-70SC | 制造商:undefined 功能描述: |
| 29F200BTC70 | 制造商:MX 功能描述:NEW |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。