參數(shù)資料
型號(hào): 5962-8876404XX
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 8-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP28
封裝: 0.600 INCH, GLASS SEALED, CERDIP-28
文件頁數(shù): 2/14頁
文件大?。?/td> 366K
代理商: 5962-8876404XX
AD7824/AD7828
REV. D
–10–
MICROPROCESSOR INTERFACING
The AD7824/AD7828 is designed to interface to microproces-
sors as Read Only Memory (ROM). Analog channel selection,
conversion start and data read operations are controlled by
CS,
RD and the channel address inputs. These signals are common
to all memory peripheral devices.
Z80 MICROPROCESSOR
Figure 16 shows a typical AD7824/AD7828–Z80 interface. The
AD7824/AD7828 is operating in Mode 0. Assume the ADC is
assigned a memory block starting at address C000. The follow-
ing LOAD instruction to any of the addresses listed in Table II
will start a conversion of the selected channel and read the con-
version result.
LD B, (C000)
At the beginning of the instruction cycle when the ADC ad-
dress is selected, RDY asserts the WAIT input, so that the Z80
is forced into a WAIT state. At the end of conversion RDY
returns high and the conversion result is placed in the B register
of the microprocessor.
Figure 16. AD7824/AD7828–Z80 lnterface
Table II. Address Channel Selection
AD7824
AD7828
Address
Channel
C000
1
C001
2
C002
3
C003
4
C004
5
C005
6
C006
7
C007
8
MC68000 MICROPROCESSOR
Figure 17 shows a MC68000 interface. The AD7824/AD7828
is operating in Mode 0. Assume the ADC is again assigned a
memory block starting at address C000. A MOVE instruction
to any of the addresses in Table II starts a conversion and reads
the conversion result.
MOVEB $C000,D0
Once conversion has begun, the MC68000 inserts WAIT states,
until INT goes low asserting DTACK at the end of conversion.
The microprocessor then places the conversion results in the
D0 register.
Figure 17. AD7824/AD7828–MC68000 Interface
TMS32010 MICROCOMPUTER
A TMS32010 interface is shown in Figure 18. The AD7824/
AD7828 is operating in Mode 1 (i.e., no
P WAIT states). The
ADC is mapped at a port address. The following I/O instruction
starts a conversion and reads the previous conversion result into
the accumulator.
IN, A PA (PA = PORT ADDRESS)
The port address (000 to 111) selects the analog channel to be
converted. When conversion is complete a second I/O instruc-
tion (IN, A PA) reads the up-to-date data into the accumulator
and starts another conversion. A delay of 2.5
s must be allowed
between conversions.
Figure 18. AD7824/AD7828–TMS32010 Interface
相關(guān)PDF資料
PDF描述
5962-8876701LA PARALLEL, WORD INPUT LOADING, 12-BIT DAC, CDIP24
5962-8877601XX 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, DIP24
5962-89441012A SPECIALTY ANALOG CIRCUIT, CQCC20
5962-8944101VCA SPECIALTY ANALOG CIRCUIT, CDIP14
5962-8944101CA SPECIALTY ANALOG CIRCUIT, CDIP14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-8876501RX 功能描述:數(shù)模轉(zhuǎn)換器- DAC DUAL 12-BIT IC RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel
5962-8876502RA 制造商:Rochester Electronics LLC 功能描述:12-BIT DAC IC - Bulk
5962-8876502RX 功能描述:數(shù)模轉(zhuǎn)換器- DAC DUAL 12-BIT IC RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel
5962-88766013A 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 28-Pin CLLCC 制造商:Analog Devices 功能描述:DAC 1CH R-2R 12-BIT 28CLLCC - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:PARALLEL 12-BIT DACPORT - Bulk 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC PARALLEL 12-BIT DACPORT
5962-8876601LA 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12 BIT V-OUT IC RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel