參數(shù)資料
型號(hào)： 5962-9688601QRX
廠商： TEXAS INSTRUMENTS INC
元件分類： ADC
英文描述： 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
封裝： CERAMIC, DIP-20
文件頁(yè)數(shù)： 4/36頁(yè)
文件大?。?/td> 875K
代理商： 5962-9688601QRX
TLC2543C, TLC2543I, TLC2543M
12-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL AND 11 ANALOG INPUTS
SLAS079F – DECEMBER 1993 – REVISED NOVEMBER 2001
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
Initially, with chip select (CS) high, I/O CLOCK and DATA INPUT are disabled and DATA OUT is in the
high-impedance state. CS going low begins the conversion sequence by enabling I/O CLOCK and DATA INPUT
and removes DATA OUT from the high-impedance state.
The input data is an 8-bit data stream consisting of a 4-bit analog channel address (D7 – D4), a 2-bit data length
select (D3 – D2), an output MSB or LSB first bit (D1), and a unipolar or bipolar output select bit (D0) that are
applied to DATA INPUT. The I/O CLOCK sequence applied to the I/O CLOCK terminal transfers this data to the
input data register.
During this transfer, the I/O CLOCK sequence also shifts the previous conversion result from the output data
register to DATA OUT. I/O CLOCK receives the input sequence of 8, 12, or 16 clock cycles long depending on
the data-length selection in the input data register. Sampling of the analog input begins on the fourth falling edge
of the input I/O CLOCK sequence and is held after the last falling edge of the I/O CLOCK sequence. The last
falling edge of the I/O CLOCK sequence also takes EOC low and begins the conversion.
converter operation
The operation of the converter is organized as a succession of two distinct cycles: 1) the I/O cycle and 2) the
actual conversion cycle.
I/O cycle
The I/O cycle is defined by the externally provided I/O CLOCK and lasts 8, 12, or 16 clock periods, depending
on the selected output data length.
During the I/O cycle, the following two operations take place simultaneously.
An 8-bit data stream consisting of address and control information is provided to DATA INPUT. This data is
shifted into the device on the rising edge of the first eight I/O CLOCKs. DATA INPUT is ignored after the first
eight clocks during 12- or 16-clock I/O transfers.
The data output, with a length of 8, 12, or 16 bits, is provided serially on DATA OUT. When CS is held low, the
first output data bit occurs on the rising edge of EOC. When CS is negated between conversions, the first output
data bit occurs on the falling edge of CS. This data is the result of the previous conversion period, and after the
first output data bit, each succeeding bit is clocked out on the falling edge of each succeeding I/O CLOCK.
conversion cycle
The conversion cycle is transparent to the user, and it is controlled by an internal clock synchronized to
I/O CLOCK. During the conversion period, the device performs a successive-approximation conversion on the
analog input voltage. The EOC output goes low at the start of the conversion cycle and goes high when
conversion is complete and the output data register is latched. A conversion cycle is started only after the I/O
cycle is completed, which minimizes the influence of external digital noise on the accuracy of the conversion.
相關(guān)PDF資料
PDF描述
5962-9689401QRA 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
5962-9689401Q2A 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20
TLV1543CFNR 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC20
TLV1543CDWR 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
TLV1543MFKB 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-9689201VJA 制造商:Analog Devices 功能描述:DAC 1CH CURRENT STEERING 12-BIT 24PIN SBCDIP - Rail/Tube
5962-9689202VJA 制造商:Analog Devices 功能描述:DAC 1CH CURRENT STEERING 12-BIT 24PIN SBCDIP - Rail/Tube
5962-9690101HXC 制造商:Microsemi Corporation 功能描述:512K X 16 MIXED MODULE, 5V, 70NS SRAM, 120NS FLASH, 66 PGA 1 - Bulk
5962-9690201HMC 制造商:Microsemi Corporation 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 CSOJ, SMD - Bulk 制造商:White Electronic Designs 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 CSOJ, SMD - Bulk
5962-9690201HNC 制造商:Microsemi Corporation 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 FLATPACK, SMD - Bulk 制造商:White Electronic Designs 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 FLATPACK, SMD - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*