To perform BST during configuration, issue CONFIG_IO JTAG instruction to interrupt configuration.
While configuration is interrupted, you can issue other JTAG instructions to perform BST. After BST is
completed, issue the PULSE_CONFIG JTAG instruction or pulse nCONFIG low to reconfigure the device.
The chip-wide reset (DEV_CLRn) and chip-wide output enable (DEV_OE) pins on Cyclone V devices do not
affect JTAG boundary-scan or configuration operations. Toggling these pins does not disrupt BST operation
(other than the expected BST behavior).
If you design a board for JTAG configuration of Cyclone V devices, consider the connections for the dedicated
configuration pins.
Do not cascade JTAG chains for FPGA and HPS together when you are performing BST. The JTAG
for HPS does not support BST.
Note:
Related Information
Provides more information about pin connections.
Provides more information about JTAG configuration.
Provides more information about JTAG configuration timing.
Enabling and Disabling IEEE Std. 1149.1 BST Circuitry
The IEEE Std. 1149.1 BST circuitry is enabled after the Cyclone V device powers up. However for Cyclone V
SoC FPGAs, you must power up both HPS and FPGA to perform BST.
To ensure that you do not inadvertently enable the IEEE Std. 1149.1 circuitry when it is not required, disable
the circuitry permanently with pin connections as listed in the following table.
Table 9-4: Pin Connections to Permanently Disable the IEEE Std. 1149.1 Circuitry for Cyclone V Devices
Connection for Disabling
JTAG Pins
(23)
VCCPD supply of Bank 3A
TMS
GND
TCK
VCCPD supply of Bank 3A
TDI
Leave open
TDO
(23) The JTAG pins are dedicated. Software option is not available to disable JTAG in Cyclone V devices.
JTAG Boundary-Scan Testing in Cyclone V Devices
Altera Corporation
CV-52009
Enabling and Disabling IEEE Std. 1149.1 BST Circuitry
9-8
2014.01.10