VERSACLOCK LOW POWER CLOCK GENERATOR EEPROM CLOCK GENERATOR
參數(shù)資料
型號: 5P49EE801NDGI
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 24/27頁
文件大?。?/td> 0K
描述: IC CLOCK GENERATOR 28QFN
標(biāo)準(zhǔn)包裝: 75
系列: VersaClock™
類型: 時鐘發(fā)生器
PLL: 帶旁路
輸入: LVTTL,晶體
輸出: LVCMOS,LVDS,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:7
差分 - 輸入:輸出: 無/是
頻率 - 最大: 150MHz
除法器/乘法器: 是/無
電源電壓: 1.71 V ~ 1.89 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 28-VFQFPN(4x4)
包裝: 管件
其它名稱: 800-2524
IDT5P49EE801
VERSACLOCK LOW POWER CLOCK GENERATOR
EEPROM CLOCK GENERATOR
IDT VERSACLOCK LOW POWER CLOCK GENERATOR
6
IDT5P49EE801
REV M 072512
PLL Features and Descriptions
PLL Block Diagram
Crystal Input (XIN/REF)
The crystal oscillators should be fundamental mode quartz
crystals; overtone crystals are not suitable. Crystal
frequency should be specified for parallel resonance with
50
Ω maximum equivalent series resonance. 0
ONXTALB=0 bit needs to be set for XIN/REF.
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to ground.
These capacitors are used to adjust the stray capacitance of
the board to match the nominally required crystal load
capacitance. Because load capacitance can only be
increased in this trimming process, it is important to keep
stray capacitance to a minimum by using very short PCB
traces (and no vias) between the crystal and device. Crystal
capacitors must be connected from each of the pins X1 and
X2 to ground.
The crystal cpacitors are internal to the device and have an
effective value of 4pF.
Reference Pre-Divider, Reference Divider,
Feedback-Divider and Post-Divider
Each PLL incorporates an 8-bit reference-scaler and a
11-bit feedback divider which allows the user to generate
four unique non-integer-related frequencies. PLLA and
PLLD each have a feedback pre-divider that provides
additional multiplication for kHz reference clock
applications. Each output divider supports 8-bit post-divider.
The following equation governs how the output frequency is
calculated.
Where FIN is the reference frequency, XDIV is the feedback
pre-divider value, M is the feedback-divider value, D is the
reference divider value, ODIV is the total post-divider value,
and FOUT is the resulting output frequency. Programming
any of the dividers may cause glitches on the outputs.
Ref-Divider
(D) Values
Feedback
Pre-Divider
(XDIV)
Values
Feedback
(M) Values
Programmable
Loop Bandwidth
Spread Spectrum
Generation Capability
PLLA
1 - 255
1 or 4
6 - 2047
Yes
No
PLLB
1 - 255
4
6 - 2047
Yes
PLLC
1 - 255
1 or 8 bit divide
6 - 2047
Yes
No
PLLD
1 - 255
1 or 4
6 - 2047
Yes
No
VCO
D
XDIV
M
(
)
F
OUT =
XDIV*M
D
F
IN *
ODIV
(Eq. 2)
相關(guān)PDF資料
PDF描述
74ABT16240ADGG,518 IC INVERTER QUAD 4-INPUT 48TSSOP
74ABT16244ADGG,518 IC BUFF DVR TRI-ST 16BIT 48TSSOP
74ABT2240PW,118 IC INVERTER DUAL 4-INPUT 20TSSOP
74ABT620PW,118 IC TRANSCVR 3ST 8BIT INV 20TSSOP
74ABT827DB,112 IC BUFF DVR TRI-ST 10BIT 24SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5P49EE801NDGI8 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VERSACLOCK LOW POWER PLL RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
5P49EE802-007NDGI 制造商:Integrated Device Technology Inc 功能描述:
5P49EE802NDGI 功能描述:時鐘發(fā)生器及支持產(chǎn)品 VERSACLOCK LOW POWER PLL RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
5P49EE802NDGI8 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Quad 28-Pin VFQFPN T/R 制造商:Integrated Device Technology Inc 功能描述:28 QFN (4X4MM) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:VERSACLOCK LOW POWER PLL
5P49EE805NDGI 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Quad 28-Pin VFQFPN Tube 制造商:Integrated Device Technology Inc 功能描述:28 QFN (GREEN) - Bulk 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE PLL LOW POWER