參數(shù)資料
型號: 6SP220M
廠商: National Semiconductor Corporation
英文描述: DB-LM3S101 Daughterboard
中文描述: 同步降壓控制器,帶有預(yù)偏置啟動和可選時(shí)鐘同步
文件頁數(shù): 16/23頁
文件大?。?/td> 1002K
代理商: 6SP220M
Application Information
(Continued)
One popular method for selecting the compensation compo-
nents is to create Bode plots of gain and phase for the power
stage and error amplifier. Combined, they make the overall
bandwidth and phase margin of the regulator easy to see.
Software tools such as Excel, MathCAD, and Matlab are
useful for showing how changes in compensation or the
power stage affect system gain and phase.
The power stage modulator provides a DC gain A
that is
equal to the input voltage divided by the peak-to-peak value
of the PWM ramp. This ramp is 1.0V
for the LM2747.
The inductor and output capacitor create a double pole at
frequency f
DP
, and the capacitor ESR and capacitance cre-
ate a single zero at frequency f
ESR
. For this example, with
V
IN
= 3.3V, these quantities are:
In the equation for f
, the variable R
is the power stage
resistance, and represents the inductor DCR plus the on
resistance of the top power MOSFET. R
O
is the output
voltage divided by output current. The power stage transfer
function G
PS
is given by the following equation, and
Figure
14
shows Bode plots of the phase and gain in this example.
a = LC
O
(R
O
+ R
C
)
b = L + C
O
(R
O
R
L
+ R
O
R
C
+ R
C
R
L
)
c = R
O
+ R
L
The double pole at 4.5 kHz causes the phase to drop to
approximately -130 at around 10 kHz. The ESR zero, at
20.3 kHz, provides a +90 boost that prevents the phase
from dropping to -180
o
. If this loop were left uncompensated,
the bandwidth would be approximately 10 kHz and the
phase margin 53. In theory, the loop would be stable, but
would suffer from poor DC regulation (due to the low DC
gain) and would be slow to respond to load transients (due to
the low bandwidth.) In practice, the loop could easily become
unstable due to tolerances in the output inductor, capacitor,
or changes in output current, or input voltage. Therefore, the
loop is compensated using the error amplifier and a few
passive components.
For this example, a Type III, or three-pole-two-zero approach
gives optimal bandwidth and phase.
In most voltage mode compensation schemes, including
Type III, a single pole is placed at the origin to boost DC gain
20150964
FIGURE 13. Power Stage and Error Amp
20150969
20150970
FIGURE 14. Power Stage Gain and Phase
L
www.national.com
16
相關(guān)PDF資料
PDF描述
6SVP220MX 6SVP220MX
6SVP82M 2-ch DC/DC Converter IC
6SVPA47MAA 6SVPA47MAA
6Y045AS SWITCH
8-1393234-4 SCHALTERPLATTENRELAIS PCB 3.5MM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
6SP680M 制造商:SANYO Semiconductor Co Ltd 功能描述:
6SPDX 功能描述:電源排插 6 Outlet 6’ Cord RoHS:否 制造商:Wiremold 出口數(shù)量: 浪涌能量額定值: 數(shù)據(jù)線路保護(hù):N 電線長度:15 ft 安裝風(fēng)格: 輸出電壓:120 V 電流額定值:15 A
6SPDX-15 功能描述:電源排插 6 Outlet 15’ Cord RoHS:否 制造商:Wiremold 出口數(shù)量: 浪涌能量額定值: 數(shù)據(jù)線路保護(hù):N 電線長度:15 ft 安裝風(fēng)格: 輸出電壓:120 V 電流額定值:15 A
6SPOT 制造商:Chauvet 功能描述:Six Tri-Color Spots With Bar Complete LED Kit 制造商:CHAUVET 功能描述:COMPLETE LED KIT SIX TRI-COLOR SPOTS WITH BAR
6SPR01 制造商:DEC 制造商全稱:DEC 功能描述:6 AMP SUPER-EFFICIENT RECTIFIERS