參數(shù)資料
型號： 71M6532F-IGTR/F
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 電源管理
英文描述： 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100
封裝： LEAD FREE, LQFP-100
文件頁數(shù)： 112/120頁
文件大?。?/td> 2477K
代理商： 71M6532F-IGTR/F
FDS 6531/6532 005
Data Sheet 71M6531D/F-71M6532D/F
v1.3
2005-2010 TERIDIAN Semiconductor Corporation
91
Table 58: CECONFIG Bit Definitions
CECONFG
[bit]
Name
Default
Description
[19]
[18]
SAG_MASK1
SAG_MASK0
0
Sets the sag control of phase B.
Sets the sag control of phase A.
If more than one sag mask is set, a sag interrupt will only be
generated when all phases enabled for the interrupt sag.
[17]
SAG_INT
0
When set, enables the sag interrupt to be output on the
YPULSE/DIO9 pin.
[16]
EXT_TEMP
0
When set, enables the control of GAIN_ADJ by the MPU.
When 0, enables the control of GAIN_ADJ by the CE.
[15:8]
SAG_CNT
80
(0x50)
The number of consecutive voltage samples below SAG_THR
before a sag alarm is declared. The maximum value is 255.
SAG_THR is at address 0x24.
[7]
FREQSEL1
0
The combination of FREQSEL1 and FREQSEL0 selects the phase
to be used for the frequency monitor, the phase-to-phase lag
calculation, the zero-crossing counter MAINEDGE_X and the
F0 bit (CESTATUS[28]).
FREQSEL1/FREQSEL0 = 0/0: Phase A
FREQSEL1/FREQSEL0 = 0/1: Phase B
[6]
FREQSEL0
0
[5]
EXT_PULSE
1
When zero, causes the pulse generators to respond to internal
data (PULSE0 = WSUM_X, PULSE1 = VARSUM_X., PULSE2 =
VASUM_X). Otherwise, the generators respond to values the
MPU places in APULSEW and APULSER.
[4]
–
0
Unused.
[3]
IB_SHUNT
0
When 1, the current gain of channel B is increased by 8. The
gain factor controlled by In_SHUNT is referred to as In_8
throughout this document.
[2]
IA_SHUNT
0
When 1, the current gain of channel A is increased by 8.
[1]
PULSE_FAST
0
When PULSE_FAST = 1, the pulse generator input is increased
16x. When PULSE_SLOW = 1, the pulse generator input is
reduced by a factor of 64. These two bits control the pulse
gain factor X (see table below). Default is 0 for both (X = 6).
PULSE_SLOW PULSE_FAST
X
0
1.5 * 2
2 = 6
0
1
1.5 * 2
6 = 96
1
0
1.5 * 2
-4 = 0.09375
1
Do not use
[0]
PULSE_SLOW
0
Table 59: Sag Threshold Control
CE
Address
Name
Default
Description
0x24
SAG_THR
443000
The threshold for sag warnings. The default value is
equivalent to 80 V RMS if VMAX = 600 V. The LSB value
is VMAX * 4.255*10
-7 V (peak).
Table 60: Gain Adjust Control
CE
Address
Name
Default
Description
0x40
GAIN_ADJ
16384
This register scales all voltage and current channels. The
default value is equivalent unity gain (1.000).
相關(guān)PDF資料
PDF描述
71M6534-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP120
71M6534H-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP120
71M6533H-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP100
71M6534-IGTR/F SPECIALTY ANALOG CIRCUIT, PQFP120
71M6534H-IGT/F SPECIALTY ANALOG CIRCUIT, PQFP120
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71M6533 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC
71M6533-DB 功能描述:開發(fā)板和工具包 - 8051 71M6533 Demo Brd RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
71M6533G 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Exceeds IEC 62053/ANSI C12.20 Standards
71M6533G-IGTR/F 功能描述:計量片上系統(tǒng) - SoC AC Power Monitoring SoC-Programd RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 處理器系列:71M6511 類型:Metering SoC 最大時鐘頻率:70 Hz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:7 KB 接口類型:UART 可編程輸入/輸出端數(shù)量:12 片上 ADC: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:LQFP-64 封裝:Reel
71M6533H 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*