- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3780 > 73S1217F-68IM/F/P (Maxim Integrated Products)IC SMART CARD READER PROG 68-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 73S1217F-68IM/F/P |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 80/93頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SMART CARD READER PROG 68-QFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 系列： | 73S12xx |
| 核心處理器： | 80515 |
| 芯體尺寸： | 8-位 |
| 速度： | 24MHz |
| 連通性： | I²C，智能卡，UART/USART，USB |
| 外圍設(shè)備： | LED，POR，WDT |
| 輸入/輸出數(shù)： | 8 |
| 程序存儲(chǔ)器容量： | 64KB（64K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 6.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
UG_12xxF_016
73S12xxF Software User Guide
Rev. 1.50
81
punIccTSTimeOut: Input/output parameter
Specifies the maximum delay in clock cycles between the de-assertion of the RST
signal and the leading edge of the TS character of the ATR. [Default value is 40 000]
pucIccRxErrorCounterT0: Input/output parameter
Specifies the maximum number of errors allowed when the Interface Device is in
reception mode in T=0 protocol.
pucIccTxErrorCounterT0: Input/output parameter
Specifies the maximum number of errors when the Interface Device is in
transmission mode in T=0 protocol.
pucIccTxErrorCounterT1: Input/output parameter
Specifies the maximum number of errors when T=1. The most significant nibble
gives the maximum number of R(NA) block transmissions, while the least significant
nibble gives the maximum number of I or S-block retransmissions.
ucIccConfigurationByte: Input/output parameter
This byte contains the following configuration bits:
[b0]
bIccIFSDRequestT1: Input/output. Specifies if the next I-Block will be
preceded by an S(IFS request) (TRUE) or not (FALSE).
[b1]
bIccDeactivatedOnTimeOutErrorT1: Input/output. Specifies if the Smart Card
interface is to be de-activated (TRUE) on a TimeOut error. Otherwise, an error
recovery procedure is engaged.
[b2]
bIccNADErrorCheckingT1: Input/output. Specifies whether the NAD errors
are to be checked (TRUE) or not (FALSE).
[b3]
bIccABORTManagementT1: Input/output. Specifies whether the ABORT
Request is to be managed (TRUE) or if the contacts are to be de-activated on
S(ABORT Request) reception (FALSE).
[b4]
bIccRESYNCHManagementT1: Input/output. Specifies whether an
S(RESYNCH Request) command is to be sent when too many errors occur
(TRUE) or if a de-activation sequence is to be initiated (FALSE).
[b5]
bIccRetransmitLastBlockAfterRESYNCHT1: Input/output. Specifies whether
the last block in T=1 protocol is to be retransmitted after a resynchronization
occurs or the whole command. [Useful for Microsoft IFDTESTs suite]
[b6]
bIccWarningStatusBytesManagementT0: Input/output. Specifies if the IFD
must inform the application level of whether the status bytes have been
received just after the command header transmission or after the command
data transmission (in T=0 protocol). [Useful for EMV Test suites]
[b7]
bIccDeactivateOnIFSDNegotiationError: Input/output. Specifies if the Smart
Card interface is to be de-activated on an IFSD negotiation error.
Icc_Hz: Input parameter
Specifies the desired Smart Card clock frequency. Available values are defined in
the API_Struct_12.h file (LAPI). The default value for both the internal and external
slots is 3.69 MHz.
Care must be taken to make sure the Smart Card Clock is slower than the CPU clock. Since the
CPU has much more overhead to process, a faster Smart Card clock may out run the CPU
resulting in unexpected or undesirable delays.
Since the Smart Card Clock for the external slots (slot ICC_2
ND or higher) is driven by the 73S12xxF
single source, all external slots will share the same SC clock configuration. For example, if an application
sets the first external slot to one rate, subsequent calls to this function with a different rate will be ignored.
DebouncePUEnable: Input parameter
The higher order (most significant) nibble of this byte enables (SC_DEBOUNCEON)
or disables (SC_DEBOUNCEOFF) card debounce. The low order (least significant)
nibble of this byte enables (TRUE) or disables (FALSE) the Pull-Up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC56F8345VFGE | IC DSP 16BIT 60MHZ 128-LQFP |
| 73S1215F-68IM/F/P | IC SMART CARD READER PROG 68-QFN |
| 73S1215F-44IMR/F/P | IC SMART CARD READER PROG 44-QFN |
| 73S1215F-44IM/F/P | IC SMART CARD READER PROG 44-QFN |
| 73S1210F-68IM/F/P | IC SMART CARD READER PROG 68-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73S1217F-68IMR/F | 功能描述:8位微控制器 -MCU Bus Pwr’d 80515 SoC w/USB 7816/EMV PINpd RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| 73S1217F-68IMR/F/P | 功能描述:IC SMART CARD READER PROG 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction AVR® UC3 Introduction 標(biāo)準(zhǔn)包裝:2,500 系列:AVR®32 UC3 B 核心處理器:AVR 芯體尺寸:32-位 速度:60MHz 連通性:I²C，IrDA，SPI，SSC，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT 輸入/輸出數(shù):28 程序存儲(chǔ)器容量:128KB（128K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.65 V ~ 1.95 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TQFP 包裝:帶卷 (TR) 配用:ATSTK600-TQFP48-ND - STK600 SOCKET/ADAPTER 48-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1101-ND - KIT DEV/EVAL FOR AVR32 AT32UC3B 其它名稱:AT32UC3B1128-AUR-NDAT32UC3B1128-AURTR |
| 73S1217F-68M/F/PB | 制造商:Maxim Integrated Products 功能描述:OLD P/N 73S1217F-68IM/F/P = NEW P/N 73S1217F-68M/F/PB PIN PD - Rail/Tube |
| 73S1217F-68M/F/PE | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| 73S1217F-68MR/F/PE | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。